Scribd Logo
Fazer o upload

Bem-vindo(a) ao Scribd!

  • RCC Institute of Information Technology Internal Test-I ECE/SEC-B/4 Semester, 2012

    Enviado por

    Md Arshad Alam
    2 visualizações1 página
    Answer the following questions: 1. Construct an XOR gate using minimum no. Of NAND gates. 2. Implement a 16:1 MUX with five 4:1 MUX only. 3. Design a full adder circuit using two half-adder circuit and an additional logic gate. 5. Implement the following expression using a 8:1 multiplexer.

    Descrição original:

    Título original

    Digitalelectroncs Qp

    Direitos autorais

    © Attribution Non-Commercial (BY-NC)

    Formatos disponíveis

    DOCX, PDF, TXT ou leia online no Scribd

    Você considera este documento útil?

    Este conteúdo é inapropriado?

    Denunciar este documento
    Answer the following questions: 1. Construct an XOR gate using minimum no. Of NAND gates. 2. Implement a 16:1 MUX with five 4:1 MUX only. 3. Design a full adder circuit using two half-adder circuit and an additional logic gate. 5. Implement the following expression using a 8:1 multiplexer.

    Direitos autorais:

    Attribution Non-Commercial (BY-NC)
    Baixe no formato DOCX, PDF, TXT ou leia online no Scribd
    Sinalizar o conteúdo como inadequado
    2 visualizações1 página

    RCC Institute of Information Technology Internal Test-I ECE/SEC-B/4 Semester, 2012

    Enviado por

    Md Arshad Alam
    Answer the following questions: 1. Construct an XOR gate using minimum no. Of NAND gates. 2. Implement a 16:1 MUX with five 4:1 MUX only. 3. Design a full adder circuit using two half-adder circuit and an additional logic gate. 5. Implement the following expression using a 8:1 multiplexer.

    Direitos autorais:

    Attribution Non-Commercial (BY-NC)
    Baixe no formato DOCX, PDF, TXT ou leia online no Scribd
    Sinalizar o conteúdo como inadequado
    de 1

    RCC Institute of Information Technology Internal Test-I ECE/SEC-B/4th Semester, 2012

    Subject: Digital Electronics & Integrated Circuits Full Marks: 15 Answer the following questions: 1. Construct an XOR gate using minimum no. of NAND gates. 2. Implement a 16:1 MUX with five 4:1 MUX only. 2 3 Code: EC402 Time: 1 hour

    3. Design a full adder circuit using two half-adder circuit and an additional logic gate. 4. Minimize the following expression using K-map. Y=m(0,1,5,9,13,14,15) + d(3,4,7,10,11)

    2 3

    5. Implement the following expression using a 8:1 multiplexer. F(A,B,C,D)= m(0,2,3,6,8,9,11,12,14)

    6.

    How a signed binary no. is represented in sign-magnitude, 1s complement and 2s complement form?-explain with example.

    Você também pode gostar