Você está na página 1de 0

1

01

R33 INTEL UMA/DISCRETE SYSTEM DIAGRAM


+3V/+5V S5
PG.35
A

+1.05V_VTT

SODIMM1

PG.38

DDR3
Channel A

Max. 4GB

CPU Core

PG.12

INTEL
IVY

PG.40~41

DDR3

SODIMM2

DDR3
Channel B

Max. 4GB

PG.37

PG.13

VCCSA

37.5mm X 37.5mm
989pin PGA
TDP 35W

AMD
PCI-E x8

Thames XT

FDI

Charge

DMI

PG.24

LVDS PG.23

DDR3 900MHz

VRAM

PG.34

128Mx16x8,128bit

Dis-Charge

CRT

PG.14~20

PG.2~5
PG.36

HDMI PG.25

29mm X 29mm
TDP 25W

PG.21~22

SATA0

HDD

PG.32

ODD

PG.32

PG.39

+VGACORE
PG.42

SATA1

Panther Point

+1.0V_VGA
PG.43

PCI-E x 1
LANE2

RTL8105EH
10/100

DP Port B
CRT
LVDS

LANE1

LAN

INTEL PCH

WLAN
BT COMBO
PG.29

USB 3.0
USB 2.0
PORT10

PG.28

PG.33

PG.23
PORT4

Stackup
TOP
GND
IN1
IN2
VCC
BOT

USB2.0 Ports

PG.6~11

Card Reader

PG.28

RTS5229

PG.33

PG.26

SMBUS

LPC

KBC
EnE KB3930QF A2

TPPG.31

Speaker

AUDIO
CODEC

PG.30

ROM
FANPG.32
PG.30

PG.27

HP/MIC
Analog MIC

PG.27

PROJECT : R33
Quanta Computer Inc.

PG.28
NB5

PG.28

IDT 92HD87

ICT
1

PORT0,1

LANE3

KB PG.31

PORT1,2

USB 2.0

PCI-E x 1
Accelerometer

USB3.0 Ports Webcam


X2

Size
Custom

Document Number

Rev
1A

BLOCK DIAGRAM

Date: Wednesday, September 07, 2011 Sheet

of

43

Ivy Bridge Processor (DMI,PEG,FDI)

DMI_TX#[0]
DMI_TX#[1]
DMI_TX#[2]
DMI_TX#[3]

<6>
<6>
<6>
<6>

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

G22
D22
F20
C21

DMI_TX[0]
DMI_TX[1]
DMI_TX[2]
DMI_TX[3]

<6>
<6>
<6>
<6>
<6>
<6>
<6>
<6>

FDI_TXN0
FDI_TXN1
FDI_TXN2
FDI_TXN3
FDI_TXN4
FDI_TXN5
FDI_TXN6
FDI_TXN7

A21
H19
E19
F18
B21
C20
D18
E17

FDI0_TX#[0]
FDI0_TX#[1]
FDI0_TX#[2]
FDI0_TX#[3]
FDI1_TX#[0]
FDI1_TX#[1]
FDI1_TX#[2]
FDI1_TX#[3]

<6>
<6>
<6>
<6>
<6>
<6>
<6>
<6>

FDI_TXP0
FDI_TXP1
FDI_TXP2
FDI_TXP3
FDI_TXP4
FDI_TXP5
FDI_TXP6
FDI_TXP7

A22
G19
E20
G18
B20
C19
D19
F17

FDI0_TX[0]
FDI0_TX[1]
FDI0_TX[2]
FDI0_TX[3]
FDI1_TX[0]
FDI1_TX[1]
FDI1_TX[2]
FDI1_TX[3]

<6> FDI_FSYNC0
<6> FDI_FSYNC1

J18
J17

FDI0_FSYNC
FDI1_FSYNC

<6>

FDI_INT

H20

FDI_INT

<6> FDI_LSYNC0
<6> FDI_LSYNC1

J19
H17

FDI0_LSYNC
FDI1_LSYNC

INT_eDP_HPD_Q

TP8
TP10

A18
A17
B16
C15
D15

eDP_COMPIO
eDP_ICOMPO
eDP_HPD
eDP_AUX
eDP_AUX#

TP6
TP13
TP5
TP14

C17
F16
C16
G15

eDP_TX[0]
eDP_TX[1]
eDP_TX[2]
eDP_TX[3]

TP7
TP9
TP11
TP12

C18
E16
D16
F15

eDP_TX#[0]
eDP_TX#[1]
eDP_TX#[2]
eDP_TX#[3]

PEG_RX[0]
PEG_RX[1]
PEG_RX[2]
PEG_RX[3]
PEG_RX[4]
PEG_RX[5]
PEG_RX[6]
PEG_RX[7]
PEG_RX[8]
PEG_RX[9]
PEG_RX[10]
PEG_RX[11]
PEG_RX[12]
PEG_RX[13]
PEG_RX[14]
PEG_RX[15]

J33
L35
K34
H35
H32
G34
G31
F33
F30
E35
E33
F32
D34
E31
C33
B32

PEG_RX0
PEG_RX1
PEG_RX2
PEG_RX3
PEG_RX4
PEG_RX5
PEG_RX6
PEG_RX7

SNB_IVB# N.A at SNB EDS #27637 0.7v1

SKTOCC#

TP79

TP77

AN34

PROC_SELECT#
SKTOCC#

TP_CATERR#

AL33

CATERR#

H_PECI

AN33

PECI

AL32

PROCHOT#

AN32

THERMTRIP#

Placement close to EC.


<30>

R217

EC_PECI

43_4

close to VR side
PEG_RX[0..7] <14>

R177

<30,40> H_PROCHOT#

56.2/F_4H_PROCHOT#_R

Intel DG.

C33
43P/50V_4

<6>

PEG_TX#[0]
PEG_TX#[1]
PEG_TX#[2]
PEG_TX#[3]
PEG_TX#[4]
PEG_TX#[5]
PEG_TX#[6]
PEG_TX#[7]
PEG_TX#[8]
PEG_TX#[9]
PEG_TX#[10]
PEG_TX#[11]
PEG_TX#[12]
PEG_TX#[13]
PEG_TX#[14]
PEG_TX#[15]

M29
M32
M31
L32
L29
K31
K28
J30
J28
H29
G27
E29
F27
D28
F26
E25

C_PEG_TX#0
C_PEG_TX#1
C_PEG_TX#2
C_PEG_TX#3
C_PEG_TX#4
C_PEG_TX#5
C_PEG_TX#6
C_PEG_TX#7

PEG_TX[0]
PEG_TX[1]
PEG_TX[2]
PEG_TX[3]
PEG_TX[4]
PEG_TX[5]
PEG_TX[6]
PEG_TX[7]
PEG_TX[8]
PEG_TX[9]
PEG_TX[10]
PEG_TX[11]
PEG_TX[12]
PEG_TX[13]
PEG_TX[14]
PEG_TX[15]

M28
M33
M30
L31
L28
K30
K27
J29
J27
H28
G28
E28
F28
D27
E26
D25

C_PEG_TX0
C_PEG_TX1
C_PEG_TX2
C_PEG_TX3
C_PEG_TX4
C_PEG_TX5
C_PEG_TX6
C_PEG_TX7

*0_4/S PM_SYNC_R

R448

PM_SYNC

C708

reserved for "boot hang 47" issue

R447

AM34

PM_SYNC

AP33

UNCOREPW RGOOD

*0.1U/10V_4
*0_4/S H_PWRGOOD_R

R453

<9> H_PWRGOOD

10K_4
PM_DRAM_PWRGD_R V8

R463

+1.05V_VTT

<8,14,26,29,30,33>

SM_DRAMPW ROK

*75/F_4

U26

CPU RESET#
PLTRST#

GND OUT

IN

NC VCC

CPU_PLTRST#

+3VS5

R461

R457

CPU_PLTRST#_R

*43_4

AR33

RESET#

C735
R460

*74LVC1G07GW
1.5K/F_4

R35
10K_4

U7

PM_DRAM_PWRGD_PU

NC VCC

IN

GND OUT

C44
0.1U/10V_4

PM_DRAM_PWRGD_C

DEL

C599
C602
C605
C614
C618
C622
C627
C640

0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4

PEG_TX#0
PEG_TX#1
PEG_TX#2
PEG_TX#3
PEG_TX#4
PEG_TX#5
PEG_TX#6
PEG_TX#7

FDI_FSYNC can gang all these 4


signals together and tie them
with only one 1K resistor to GND
(DG V0.5 Ch2.2.9).
0.22uF AC coupling Caps for PCIE GEN1/2/3

0.22uF AC coupling Caps for PCIE GEN1/2/3

SM_RCOMP_0 R167
SM_RCOMP_1 R393
SM_RCOMP_2 R392

140/F_4
25.5/F_4
200/F_4

PRDY#
PREQ#

AP29
AP27

XDP_PRDY#
XDP_PREQ#

TCK
TMS
TRST#

AR26
AR27
AP30

XDP_TCLK
XDP_TMS
XDP_TRST#

TDI
TDO

AR28
AP26

XDP_TDI_R
XDP_TDO

TP40
TP46

TP87
TP41
R445

DBR#
BPM#[0]
BPM#[1]
BPM#[2]
BPM#[3]
BPM#[4]
BPM#[5]
BPM#[6]
BPM#[7]

AL35

XDP_DBRST#

AT28
AR29
AR30
AT30
AP32
AR31
AT31
AR32

XDP_BPM0
XDP_BPM1
XDP_BPM2
XDP_BPM3
XDP_BPM4
XDP_BPM5
XDP_BPM6
XDP_BPM7

CPU XDP

TP43
TP44
TP45

*1K_4

+3V

XDP_DBRST# <6>
TP82
TP80
TP83
TP86
TP42
TP84
TP81
TP85

+1.5VSUS

R374

1K_4

R376

<12,13> DDR3_DRAMRST#

R375

1K_4

130/F_4

PM_DRAM_PWRGD_R

<8,12,13> DRAMRST_CNTRL_PCH

R378

PM_DRAM_PWRGD <6>

*0_4/S

*0_4

1
Q30
2N7002

R377
4.99K/F_4

C563
0.047U/10V_4

*39_4

PM_DRAM_PWRGD_C

R43
*3K/F_4

MAIN_ONG <4,39>
+1.05V_VTT <4,10,30,38,40>
+1.5V_CPU <4>
+3VS5
<6,7,8,9,10,23,33,35,38,39,42,43>
+3V
<6,7,8,9,10,12,13,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>

Q8
*2N7002

+1.05V_VTT

R59

+1.05V_VTT

R395

*10K_4

Processor pull-up (CPU)


H_PROCHOT#
XDP_TDO
XDP_TMS
XDP_TDI_R
XDP_PREQ#
XDP_TCLK
XDP_TRST#

24.9/F_4 eDP_COMP

eDP_COMPIO and ICOMPO signals should be shorted


near balls and routed with typical impedance <25 mohms
+1.05V_VTT

R97

+1.05V_VTT

INT_eDP_HPD_Q
R176
R186
R189
R462
R188
R187
R190

62_4
51_4
51_4
51_4
*51_4
51_4
51_4

24.9/F_4 PEG_COMP

PROJECT : R33
Quanta Computer Inc.

PEG_ICOMPI and RCOMPO signals


should be routed within 500 mils typical
impedance = 43 mohms PEG_ICOMPO
signals should be routed within 500 mils
typical impedance = 14.5 mohms

NB5

Size
Custom

Document Number

Rev
1A

SNB 1/4 (PCIE&DMI&FDI)

Date: Wednesday, August 31, 2011


5

CPU_DRAMRST#

*0_4/S

R36
D8

<14> PEG_TX#[0..7]
C_PEG_TX#0
C_PEG_TX#1
C_PEG_TX#2
C_PEG_TX#3
C_PEG_TX#4
C_PEG_TX#5
C_PEG_TX#6
C_PEG_TX#7

AK1
A5
A4

SM_RCOMP[0]
SM_RCOMP[1]
SM_RCOMP[2]

CPU_DRAMRST#_R

R42

DP & PEG
Compensation
check

PEG_TX0
PEG_TX1
PEG_TX2
PEG_TX3
PEG_TX4
PEG_TX5
PEG_TX6
PEG_TX7

CPU_DRAMRST#

R44
200/F_4

SM_DRAMPWROK Processor Input.

0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4

R8

*74LVC1G07GW

R40
*0_4

<14> PEG_TX[0..7]

SM_DRAMRST#

CLK_DPLL_SSCLKP <8>
CLK_DPLL_SSCLKN <8>

DDR3 DRAM RESET

C596
C600
C603
C607
C617
C619
C623
C632

CLK_DPLL_SSCLKP
CLK_DPLL_SSCLKN

+3VS5

R41

C_PEG_TX0
C_PEG_TX1
C_PEG_TX2
C_PEG_TX3
C_PEG_TX4
C_PEG_TX5
C_PEG_TX6
C_PEG_TX7

A16
A15

SM_RCOMP[0] W:20mils/S:20mils/L: 500mils,


SM_RCOMP[1] W:20mils/S:20mils/L: 500mils,
SM_RCOMP[2] W:15mils/S:20mils/L: 500mils,

+1.5V_CPU

PEG x16 disable (UMA only remove)

DPLL_REF_CLK
DPLL_REF_CLK#

CLK_CPU_BCLKP <8>
CLK_CPU_BCLKN <8>

Ivy Bridge_rPGA_2DPC_Rev0p61

+3VS5

RB500V-40

FDI disable
(DIS only stuff)

CLK_CPU_BCLKP
CLK_CPU_BCLKN

750/F_4

0.1U/10V_4

Ivy Bridge_rPGA_2DPC_Rev0p61

eDP_COMP connect to PIN A18 W:4mils/S:15mils/L: 500mils.


eDP_COMP connect to PIN A17 W:12mils/S:15mils/L: 500mils.

A28
A27

*0_4/S PM_THRMTRIP#_R

R191

<9,30> PM_THRMTRIP#

BCLK
BCLK#

G21
E22
F21
D21

C26

<7> H_SNB_IVB#

CLOCKS

DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3

PEG_RX#[0..7] <14>

DDR3
MISC

<6>
<6>
<6>
<6>

PEG_RX#0
PEG_RX#1
PEG_RX#2
PEG_RX#3
PEG_RX#4
PEG_RX#5
PEG_RX#6
PEG_RX#7

JTAG & BPM

DMI_RX[0]
DMI_RX[1]
DMI_RX[2]
DMI_RX[3]

K33
M35
L34
J35
J32
H34
H31
G33
G30
F35
E34
E32
D33
D31
B33
C32

MISC

B28
B26
A24
B23

PEG_RX#[0]
PEG_RX#[1]
PEG_RX#[2]
PEG_RX#[3]
PEG_RX#[4]
PEG_RX#[5]
PEG_RX#[6]
PEG_RX#[7]
PEG_RX#[8]
PEG_RX#[9]
PEG_RX#[10]
PEG_RX#[11]
PEG_RX#[12]
PEG_RX#[13]
PEG_RX#[14]
PEG_RX#[15]

PEG_COMP connect to PIN H22&J22 W:4mils/S:15mils/L: 500mils.


PEG_COMP connect to PIN J21 W:12mils/S:15mils/L: 500mils.

THERMAL

DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3

J22
J21
H22

PWR MANAGEMENT

<6>
<6>
<6>
<6>

PEG_COMP

PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMPO

DMI_RX#[0]
DMI_RX#[1]
DMI_RX#[2]
DMI_RX#[3]

PCI EXPRESS* - GRAPHICS

B27
B25
A25
B24

DMI

DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3

Intel(R) FDI

<6>
<6>
<6>
<6>

eDP_COMP

U22B

eDP

02

Ivy Bridge Processor (CLK,MISC,JTAG)

U22A

Sheet

of

43

03

Ivy Bridge Processor (DDR3)


U22C

U22D

M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63

<12> M_A_BS#0
<12> M_A_BS#1
<12> M_A_BS#2

<12> M_A_CAS#
<12> M_A_RAS#
<12> M_A_WE#

C5
D5
D3
D2
D6
C6
C2
C3
F10
F8
G10
G9
F9
F7
G8
G7
K4
K5
K1
J1
J5
J4
J2
K2
M8
N10
N8
N7
M10
M9
N9
M7
AG6
AG5
AK6
AK5
AH5
AH6
AJ5
AJ6
AJ8
AK8
AJ9
AK9
AH8
AH9
AL9
AL8
AP11
AN11
AL12
AM12
AM11
AL11
AP12
AN12
AJ14
AH14
AL15
AK15
AL14
AK14
AJ15
AH15

SA_DQ[0]
SA_DQ[1]
SA_DQ[2]
SA_DQ[3]
SA_DQ[4]
SA_DQ[5]
SA_DQ[6]
SA_DQ[7]
SA_DQ[8]
SA_DQ[9]
SA_DQ[10]
SA_DQ[11]
SA_DQ[12]
SA_DQ[13]
SA_DQ[14]
SA_DQ[15]
SA_DQ[16]
SA_DQ[17]
SA_DQ[18]
SA_DQ[19]
SA_DQ[20]
SA_DQ[21]
SA_DQ[22]
SA_DQ[23]
SA_DQ[24]
SA_DQ[25]
SA_DQ[26]
SA_DQ[27]
SA_DQ[28]
SA_DQ[29]
SA_DQ[30]
SA_DQ[31]
SA_DQ[32]
SA_DQ[33]
SA_DQ[34]
SA_DQ[35]
SA_DQ[36]
SA_DQ[37]
SA_DQ[38]
SA_DQ[39]
SA_DQ[40]
SA_DQ[41]
SA_DQ[42]
SA_DQ[43]
SA_DQ[44]
SA_DQ[45]
SA_DQ[46]
SA_DQ[47]
SA_DQ[48]
SA_DQ[49]
SA_DQ[50]
SA_DQ[51]
SA_DQ[52]
SA_DQ[53]
SA_DQ[54]
SA_DQ[55]
SA_DQ[56]
SA_DQ[57]
SA_DQ[58]
SA_DQ[59]
SA_DQ[60]
SA_DQ[61]
SA_DQ[62]
SA_DQ[63]

AE10
AF10
V6

SA_BS[0]
SA_BS[1]
SA_BS[2]

AE8
AD9
AF9

SA_CAS#
SA_RAS#
SA_W E#

SA_CLK[0]
SA_CLK#[0]
SA_CKE[0]

AB6
AA6
V9

M_A_CLKP0 <12>
M_A_CLKN0 <12>
M_A_CKE0 <12>

SA_CLK[1]
SA_CLK#[1]
SA_CKE[1]

AA5
AB5
V10

M_A_CLKP1 <12>
M_A_CLKN1 <12>
M_A_CKE1 <12>

SA_CLK[2]
SA_CLK#[2]
SA_CKE[2]

AB4
AA4
W9

SA_CLK[3]
SA_CLK#[3]
SA_CKE[3]

AB3
AA3
W 10

SA_CS#[0]
SA_CS#[1]
SA_CS#[2]
SA_CS#[3]

AK3
AL3
AG1
AH1

M_A_CS#0 <12>
M_A_CS#1 <12>

SA_ODT[0]
SA_ODT[1]
SA_ODT[2]
SA_ODT[3]

AH3
AG3
AG2
AH2

M_A_ODT0 <12>
M_A_ODT1 <12>

SA_DQS#[0]
SA_DQS#[1]
SA_DQS#[2]
SA_DQS#[3]
SA_DQS#[4]
SA_DQS#[5]
SA_DQS#[6]
SA_DQS#[7]

C4
G6
J3
M6
AL6
AM8
AR12
AM15

M_A_DQSN0
M_A_DQSN1
M_A_DQSN2
M_A_DQSN3
M_A_DQSN4
M_A_DQSN5
M_A_DQSN6
M_A_DQSN7

SA_DQS[0]
SA_DQS[1]
SA_DQS[2]
SA_DQS[3]
SA_DQS[4]
SA_DQS[5]
SA_DQS[6]
SA_DQS[7]

D4
F6
K3
N6
AL5
AM9
AR11
AM14

M_A_DQSP0
M_A_DQSP1
M_A_DQSP2
M_A_DQSP3
M_A_DQSP4
M_A_DQSP5
M_A_DQSP6
M_A_DQSP7

SA_MA[0]
SA_MA[1]
SA_MA[2]
SA_MA[3]
SA_MA[4]
SA_MA[5]
SA_MA[6]
SA_MA[7]
SA_MA[8]
SA_MA[9]
SA_MA[10]
SA_MA[11]
SA_MA[12]
SA_MA[13]
SA_MA[14]
SA_MA[15]

AD10
W1
W2
W7
V3
V2
W3
W6
V1
W5
AD8
V4
W4
AF8
V5
V7

M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_A15

<13> M_B_DQ[63:0]
M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63

M_A_DQSN[7:0] <12>

M_A_DQSP[7:0] <12>

M_A_A[15:0] <12>

<13>
<13>
<13>

M_B_BS#0
M_B_BS#1
M_B_BS#2

<13> M_B_CAS#
<13> M_B_RAS#
<13> M_B_WE#

Ivy Bridge_rPGA_2DPC_Rev0p61

C9
A7
D10
C8
A9
A8
D9
D8
G4
F4
F1
G1
G5
F5
F2
G2
J7
J8
K10
K9
J9
J10
K8
K7
M5
N4
N2
N1
M4
N5
M2
M1
AM5
AM6
AR3
AP3
AN3
AN2
AN1
AP2
AP5
AN9
AT5
AT6
AP6
AN8
AR6
AR5
AR9
AJ11
AT8
AT9
AH11
AR8
AJ12
AH12
AT11
AN14
AR14
AT14
AT12
AN15
AR15
AT15

SB_DQ[0]
SB_DQ[1]
SB_DQ[2]
SB_DQ[3]
SB_DQ[4]
SB_DQ[5]
SB_DQ[6]
SB_DQ[7]
SB_DQ[8]
SB_DQ[9]
SB_DQ[10]
SB_DQ[11]
SB_DQ[12]
SB_DQ[13]
SB_DQ[14]
SB_DQ[15]
SB_DQ[16]
SB_DQ[17]
SB_DQ[18]
SB_DQ[19]
SB_DQ[20]
SB_DQ[21]
SB_DQ[22]
SB_DQ[23]
SB_DQ[24]
SB_DQ[25]
SB_DQ[26]
SB_DQ[27]
SB_DQ[28]
SB_DQ[29]
SB_DQ[30]
SB_DQ[31]
SB_DQ[32]
SB_DQ[33]
SB_DQ[34]
SB_DQ[35]
SB_DQ[36]
SB_DQ[37]
SB_DQ[38]
SB_DQ[39]
SB_DQ[40]
SB_DQ[41]
SB_DQ[42]
SB_DQ[43]
SB_DQ[44]
SB_DQ[45]
SB_DQ[46]
SB_DQ[47]
SB_DQ[48]
SB_DQ[49]
SB_DQ[50]
SB_DQ[51]
SB_DQ[52]
SB_DQ[53]
SB_DQ[54]
SB_DQ[55]
SB_DQ[56]
SB_DQ[57]
SB_DQ[58]
SB_DQ[59]
SB_DQ[60]
SB_DQ[61]
SB_DQ[62]
SB_DQ[63]

AA9
AA7
R6

SB_BS[0]
SB_BS[1]
SB_BS[2]

AA10
AB8
AB9

SB_CAS#
SB_RAS#
SB_W E#

SB_CLK[0]
SB_CLK#[0]
SB_CKE[0]

AE2
AD2
R9

M_B_CLKP0 <13>
M_B_CLKN0 <13>
M_B_CKE0 <13>

SB_CLK[1]
SB_CLK#[1]
SB_CKE[1]

AE1
AD1
R10

M_B_CLKP1 <13>
M_B_CLKN1 <13>
M_B_CKE1 <13>

SB_CLK[2]
SB_CLK#[2]
SB_CKE[2]

AB2
AA2
T9

SB_CLK[3]
SB_CLK#[3]
SB_CKE[3]

AA1
AB1
T10

SB_CS#[0]
SB_CS#[1]
SB_CS#[2]
SB_CS#[3]

AD3
AE3
AD6
AE6

M_B_CS#0 <13>
M_B_CS#1 <13>

SB_ODT[0]
SB_ODT[1]
SB_ODT[2]
SB_ODT[3]

AE4
AD4
AD5
AE5

M_B_ODT0 <13>
M_B_ODT1 <13>

SB_DQS#[0]
SB_DQS#[1]
SB_DQS#[2]
SB_DQS#[3]
SB_DQS#[4]
SB_DQS#[5]
SB_DQS#[6]
SB_DQS#[7]

D7
F3
K6
N3
AN5
AP9
AK12
AP15

M_B_DQSN0
M_B_DQSN1
M_B_DQSN2
M_B_DQSN3
M_B_DQSN4
M_B_DQSN5
M_B_DQSN6
M_B_DQSN7

SB_DQS[0]
SB_DQS[1]
SB_DQS[2]
SB_DQS[3]
SB_DQS[4]
SB_DQS[5]
SB_DQS[6]
SB_DQS[7]

C7
G3
J6
M3
AN6
AP8
AK11
AP14

M_B_DQSP0
M_B_DQSP1
M_B_DQSP2
M_B_DQSP3
M_B_DQSP4
M_B_DQSP5
M_B_DQSP6
M_B_DQSP7

SB_MA[0]
SB_MA[1]
SB_MA[2]
SB_MA[3]
SB_MA[4]
SB_MA[5]
SB_MA[6]
SB_MA[7]
SB_MA[8]
SB_MA[9]
SB_MA[10]
SB_MA[11]
SB_MA[12]
SB_MA[13]
SB_MA[14]
SB_MA[15]

AA8
T7
R7
T6
T2
T4
T3
R2
T5
R3
AB7
R1
T1
AB10
R5
R4

M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
M_B_A15

DDR SYSTEM MEMORY B

<12> M_A_DQ[63:0]

DDR SYSTEM MEMORY A

M_B_DQSN[7:0] <13>

M_B_DQSP[7:0] <13>

M_B_A[15:0] <13>

Ivy Bridge_rPGA_2DPC_Rev0p61

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Wednesday, August 31, 2011


5

Rev
1A

SNB 2/4 (DDR3 I/F)


1

Sheet

of

43

04

Ivy Bridge Processor (POWER)

C277
22U/6.3VS_8

C303
22U/6.3VS_8

C233
22U/6.3VS_8

C179
22U/6.3VS_8

C222
*22U/6.3VS_8

C576
22U/6.3VS_8

C192
22U/6.3VS_8

C573
22U/6.3VS_8

C678
10U/6.3VS_6

C253
22U/6.3VS_8

C695
*10U/6.3V_6S

C572
22U/6.3VS_8

22uF_8 x8 Socket TOP cavity


22uF_8 x10 Socket BOT cavity
22uF_8 x8 Socket TOP edge
470uF_7343 x4

+1.5V
<10,12,33>
+1.8V
<7,10,38,43>
+VCCSA <36>
+1.5VSUS <2,10,12,13,37,43>
+1.5V_CPU <2>
+VCC_GFX <41>
+1.05V_VTT <2,10,30,38,40>
+VCC_CORE <41>

C657
*22U/6.3VS_8

C652
22U/6.3VS_8

C645
22U/6.3VS_8

C304
22U/6.3V_8

C670
22U/6.3V_8

C302
*22U/6.3VS_8

C325
22U/6.3V_8

C249
22U/6.3V_8

C247
*22U/6.3VS_8

C668
22U/6.3V_8

C168
22U/6.3VS_8

C274
22U/6.3V_8

C250
22U/6.3V_8

C671
22U/6.3V_8

22uF_8 x7 Socket TOP cavity


22uF_8 x5 Socket BOT cavity
22uF_8 x2 Socket TOP cavity (no stuff)
22uF_8 x5 Socket BOT cavity (no stuff)
330uF_7343 x2
+1.05V_VTT

VIDALERT#
VIDSCLK
VIDSOUT

AJ29
AJ30
AJ28

+1.8V

H_CPU_SVIDALRT#
H_CPU_SVIDCLK
H_CPU_SVIDDAT

SNB: 1.5A
B6
A6
A2

C55
10U/6.3V_8

C51
1U/6.3V_4

C50
1U/6.3V_4

+ C65
*330u_2.5V_3528

VCCPLL1
VCCPLL2
VCCPLL3

330uF x1, 10uF_8 x1, 1uF_4 x2


Socket BOT edge.

DDR_VTTREF <12,13,37>

Q18
2N7002
MAIND

MAIND

B4
D1

SA_DIMM_VREFDQ
SB_DIMM_VREFDQ

R391
*1K_4

R386
*1K_4

AF7
AF4
AF1
AC7
AC4
AC1
Y7
Y4
Y1
U7
U4
U1
P7
P4
P1

VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15

+1.5V_CPU

SNB: 5A

C320
10U/6.3V_6

C226
10U/6.3V_8

C310
10U/6.3V_6

C275
10U/6.3V_6

+
C209
10U/6.3V_6

C341
10U/6.3V_6

C737
*330U_2.5V_5.0x5.9_ESR10m

330uF x1, 10uF_8 x6 Socket BOT edge.

SNB: 6A

M27
M26
L26
J26
J25
J24
H26
H25

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

C625
10U/6.3V_8

C579
10U/6.3V_8

+VCCSA

C630
10U/6.3V_8

C571
*10U/6.3V_8

330uF x1, 10uF_8 x1 Socket BOT edge,


10uF_8 x2 Socket BOT cavity.
H23 VCCUSA_SENSE_R R85

VCCSA_SENSE

*0_4/S

VCCUSA_SENSE <36>
VCCSA_SEL0 <36>

C22 VCCSA_SEL0
C24 VCCSA_SEL

VCCSA_VID[0]
VCCSA_VID[1]

A19

VCCIO_SEL

VTTVID1

R71

10K_4

R73

10K_4

R389

VCCSA_SEL <36>

0_4

H_VTTVID1 <38>

Ivy Bridge_rPGA_2DPC_Rev0p61
+1.5V_CPU

R50

*0_8/S +1.5V

40mile routing

Layout note: need routing


together and ALERT need
between CLK and DATA.

SVID CLK

H_CPU_SVIDCLK
R157

VCC_SENSE
VSS_SENSE

AJ35
AJ34

100_4

+1.5V_CPU

+1.05V_VTT

SVID DATA

100_4
MAIND

VCCIO_SENSE
VSS_SENSE_VCCIO

B10
A10

VCCP_SENSE

Place PU resistor
close to CPU

VCCP_SENSE <38>

VSSP_SENSE

VSSP_SENSE <38>

R172
130/F_4

R175
*130/F_4

Place PU resistor
close to VR

H_CPU_SVIDDAT

Trace Route to Power IC area.

R229
220_8

1
2
3

5
+1.05V_VTT

+1.5VSUS

Q10
AON7410

VR_SVID_CLK <40>

+VCC_CORE

VCC_SENSE <40>
VSS_SENSE <40>
R160

+1.5VSUS

C54
*470P/50V_4

VR_SVID_DATA <40>

VCCP_SENSE

R394

10/F_4

VSSP_SENSE

R390

10/F_4

C352
+1.05V_VTT

Ivy Bridge_rPGA_2DPC_Rev0p61

H_CPU_SVIDALRT#

0.1U/10V_4

R170

75/F_4

R171

43_4

C580

0.1U/10V_4

C574

0.1U/10V_4

C577

0.1U/10V_4

MAIN_ONG <2,39>
A

Q22
2N7002

CPU VDDQ

PROJECT : R33
Quanta Computer Inc.

SVID ALERT
VR_SVID_ALERT# <40>

0.1U/10V_4

Placement close to CPU.

Place PU resistor close to CPU


+1.05V_VTT

C582

NB5

Size
Custom

Document Number

Rev
1A

SNB 3/4 (POWER)

Date: Wednesday, August 31, 2011


5

<39>

SMDDR_VREF_DQ0_M3 <12>
SMDDR_VREF_DQ1_M3 <13>

C88
*22U/6.3VS_8

SENSE
LINES

J23

C188
*22U/6.3VS_8

C324
22U/6.3V_8

VREF

VCCIO40

5/14 modify

C635
C94
22U/6.3VS_8 *22U/6.3VS_8

C305
22U/6.3V_8

1
R192
100K_4

AL1

SM_VREF

C58
22U/6.3VS_8

C218
*22U/6.3VS_8

C666
22U/6.3VS_8

C273
22U/6.3V_8

DDR3 -1.5V RAILS

C691
*10U/6.3V_6S

C677
*22U/6.3VS_8

C669
22U/6.3V_8

C684
*22U/6.3VS_8

C639
22U/6.3VS_8

E11
D14
D13
D12
D11
C14
C13
C12
C11
B14
B12
A14
A13
A12
A11

C227
22U/6.3VS_8

C184
22U/6.3VS_8

SNB: 21.5A

CAD Note: +VDDR_REF_CPU should


have 10 mil trace width

+VDDR_REF_CPU

C248
22U/6.3VS_8

C53
22U/6.3VS_8

VCCIO25
VCCIO26
VCCIO27
VCCIO28
VCCIO29
VCCIO30
VCCIO31
VCCIO32
VCCIO33
VCCIO34
VCCIO35
VCCIO36
VCCIO37
VCCIO38
VCCIO39

C155
*22U/6.3VS_8

+VCC_GFX

100/F_4

C160
22U/6.3VS_8

C272
22U/6.3VS_8

C207
22U/6.3VS_8

C626
22U/6.3VS_8

R166

AK35
AK34

VAXG_SENSE
VSSAXG_SENSE

SA RAIL

C199
22U/6.3VS_8

C196
22U/6.3VS_8

C271
22U/6.3VS_8

C156
22U/6.3VS_8

VAXG1
VAXG2
VAXG3
VAXG4
VAXG5
VAXG6
VAXG7
VAXG8
VAXG9
VAXG10
VAXG11
VAXG12
VAXG13
VAXG14
VAXG15
VAXG16
VAXG17
VAXG18
VAXG19
VAXG20
VAXG21
VAXG22
VAXG23
VAXG24
VAXG25
VAXG26
VAXG27
VAXG28
VAXG29
VAXG30
VAXG31
VAXG32
VAXG33
VAXG34
VAXG35
VAXG36
VAXG37
VAXG38
VAXG39
VAXG40
VAXG41
VAXG42
VAXG43
VAXG44
VAXG45
VAXG46
VAXG47
VAXG48
VAXG49
VAXG50
VAXG51
VAXG52
VAXG53
VAXG54

MISC

C193
22U/6.3VS_8

C165
22U/6.3VS_8

AT24
AT23
AT21
AT20
AT18
AT17
AR24
AR23
AR21
AR20
AR18
AR17
AP24
AP23
AP21
AP20
AP18
AP17
AN24
AN23
AN21
AN20
AN18
AN17
AM24
AM23
AM21
AM20
AM18
AM17
AL24
AL23
AL21
AL20
AL18
AL17
AK24
AK23
AK21
AK20
AK18
AK17
AJ24
AJ23
AJ21
AJ20
AJ18
AJ17
AH24
AH23
AH21
AH20
AH18
AH17

GRAPHICS

C699
22U/6.3VS_8

C67
22U/6.3VS_8

AH13
AH10
AG10
AC10
Y10
U10
P10
L10
J14
J13
J12
J11
H14
H12
H11
G14
G13
G12
F14
F13
F12
F11
E14
E12

C664
22U/6.3VS_8

C637
22U/6.3VS_8

VCCIO1
VCCIO2
VCCIO3
VCCIO4
VCCIO5
VCCIO6
VCCIO7
VCCIO8
VCCIO9
VCCIO10
VCCIO11
VCCIO12
VCCIO13
VCCIO14
VCCIO15
VCCIO16
VCCIO17
VCCIO18
VCCIO19
VCCIO20
VCCIO21
VCCIO22
VCCIO23
VCCIO24

C80
22U/6.3VS_8

C682
10U/6.3VS_6

PEG AND DDR

C638
22U/6.3VS_8

+1.05V_VTT

IVY: 8.5A
VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
VCC96
VCC97
VCC98
VCC99
VCC100

SVID

AG35
AG34
AG33
AG32
AG31
AG30
AG29
AG28
AG27
AG26
AF35
AF34
AF33
AF32
AF31
AF30
AF29
AF28
AF27
AF26
AD35
AD34
AD33
AD32
AD31
AD30
AD29
AD28
AD27
AD26
AC35
AC34
AC33
AC32
AC31
AC30
AC29
AC28
AC27
AC26
AA35
AA34
AA33
AA32
AA31
AA30
AA29
AA28
AA27
AA26
Y35
Y34
Y33
Y32
Y31
Y30
Y29
Y28
Y27
Y26
V35
V34
V33
V32
V31
V30
V29
V28
V27
V26
U35
U34
U33
U32
U31
U30
U29
U28
U27
U26
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
P35
P34
P33
P32
P31
P30
P29
P28
P27
P26

100/F_4 +VCC_GFX
VCC_AXG_SENSE <40>
VSS_AXG_SENSE <40>

U22G

22uF_8 x2 Socket TOP cavity


22uF_8 x2 Socket BOT cavity
22uF_8 x4 Socket TOP edge
22uF_8 x4 Socket BOT edge
470uF_7343 x2

SNB: 8.5A

SENSE LINES

IVY: 55A

R162

POWER

+VCC_CORE

CORE SUPPLY

SNB: 55A

POWER

1.8V RAIL

U22F

Sheet

of

43

Ivy Bridge Processor (GND)

U22I

VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80

VSS

VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
VSS95
VSS96
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160

AJ22
AJ19
AJ16
AJ13
AJ10
AJ7
AJ4
AJ3
AJ2
AJ1
AH35
AH34
AH32
AH30
AH29
AH28
AH25
AH22
AH19
AH16
AH7
AH4
AG9
AG8
AG4
AF6
AF5
AF3
AF2
AE35
AE34
AE33
AE32
AE31
AE30
AE29
AE28
AE27
AE26
AE9
AD7
AC9
AC8
AC6
AC5
AC3
AC2
AB35
AB34
AB33
AB32
AB31
AB30
AB29
AB28
AB27
AB26
Y9
Y8
Y6
Y5
Y3
Y2
W 35
W 34
W 33
W 32
W 31
W 30
W 29
W 28
W 27
W 26
U9
U8
U6
U5
U3
U2

T35
T34
T33
T32
T31
T30
T29
T28
T27
T26
P9
P8
P6
P5
P3
P2
N35
N34
N33
N32
N31
N30
N29
N28
N27
N26
M34
L33
L30
L27
L9
L8
L6
L5
L4
L3
L2
L1
K35
K32
K29
K26
J34
J31
H33
H30
H27
H24
H21
H18
H15
H13
H10
H9
H8
H7
H6
H5
H4
H3
H2
H1
G35
G32
G29
G26
G23
G20
G17
G11
F34
F31
F29

Ivy Bridge_rPGA_2DPC_Rev0p61

U22E

VSS161
VSS162
VSS163
VSS164
VSS165
VSS166
VSS167
VSS168
VSS169
VSS170
VSS171
VSS172
VSS173
VSS174
VSS175
VSS176
VSS177
VSS178
VSS179
VSS180
VSS181
VSS182
VSS183
VSS184
VSS185
VSS186
VSS187
VSS188
VSS189
VSS190
VSS191
VSS192
VSS193
VSS194
VSS195
VSS196
VSS197
VSS198
VSS199
VSS200
VSS201
VSS202
VSS203
VSS204
VSS205
VSS206
VSS207
VSS208
VSS209
VSS210
VSS211
VSS212
VSS213
VSS214
VSS215
VSS216
VSS217
VSS218
VSS219
VSS220
VSS221
VSS222
VSS223
VSS224
VSS225
VSS226
VSS227
VSS228
VSS229
VSS230
VSS231
VSS232
VSS233

VSS

For CPU debug.

F22
F19
E30
E27
E24
E21
E18
E15
E13
E10
E9
E8
E7
E6
E5
E4
E3
E2
E1
D35
D32
D29
D26
D20
D17
C34
C31
C28
C27
C25
C23
C10
C1
B22
B19
B17
B15
B13
B11
B9
B8
B7
B5
B3
B2
A35
A32
A29
A26
A23
A20
A3

CFG0

TP39
TP37

CFG2

TP38

CFG4
CFG5
CFG6
CFG7

VCC_DIE_SENSE
VSS_DIE_SENSE

AK28
AK29
AL26
AL27
AK26
AL29
AL30
AM31
AM32
AM30
AM28
AM26
AN28
AN31
AN26
AM27
AK31
AN29

CFG[0]
CFG[1]
CFG[2]
CFG[3]
CFG[4]
CFG[5]
CFG[6]
CFG[7]
CFG[8]
CFG[9]
CFG[10]
CFG[11]
CFG[12]
CFG[13]
CFG[14]
CFG[15]
CFG[16]
CFG[17]

AJ31
AH31
AJ33
AH33

VAXG_VAL_SENSE
VSSAXG_VAL_SENSE
VCC_VAL_SENSE
VSS_VAL_SENSE

AJ26

RSVD5

F25
F24
F23
D24
G25
G24
E23
D23
C30
A31
B30
B29
D30
B31
A30
C29

RSVD8
RSVD9
RSVD10
RSVD11
RSVD12
RSVD13
RSVD14
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
RSVD21
RSVD22
RSVD23

J20
B18

RSVD24
RSVD25

J15

RSVD27

AH27 VCC_DIE_SENSE
AH26 VSS_DIE_SENSE

RSVD28
RSVD29
RSVD30
RSVD31

L7
AG7
AE7
AK2

RSVD32

W8

RSVD33
RSVD34
RSVD35

AT26
AM33
AJ27

RSVD37
RSVD38
RSVD39
RSVD40

T8
J16
H16
G16

RSVD41
RSVD42
RSVD43
RSVD44
RSVD45

AR35
AT34
AT33
AP35
AR34

TP35
TP31
R158
*0_4

R168
R161

TP36
TP34
TP32
TP33

*0_4
*0_4

RSVD46
RSVD47
RSVD48
RSVD49
RSVD50

B34
A33
A34
B35
C35

RSVD51
RSVD52

AJ32
AK32

BCLK_ITP
BCLK_ITP#

AN35
AM35

RSVD56
RSVD57
RSVD58

KEY

TP78
TP76

AT2
AT1
AR1

B1

Ivy Bridge_rPGA_2DPC_Rev0p61

For rPGA socket, RSVD59 pin should be left NC.

CFG[6:5] (PCIE Port Bifurcation Straps)


11:
10:
01:
00:

Normal Operation

Lane Reversed

CFG4
(DP Presence Strap)

Disable; No physical DP attached to eDP

Enable; An ext DP device is connected to eDP

CFG7
(PEG Defer Training)

PEG train immediately following


xxRESETB de assertion

PEG wait for BIOS training

(Default) x16 - Device 1 functions 1 and 2 disabled


x8, x8 - Device 1 function 1 enabled ; function 2 disabled
Reserved - (Device 1 function 1 disabled ; function 2 enabled)
x8,x4,x4 - Device 1 functions 1 and 2 enabled
A

CFG2

R184

*1K_4

CFG4

R185

*1K_4

CFG7

R181

*1K_4

CFG5

R183

1K_4

CFG6

R179

1K_4

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Rev
1A

SNB 4/4 (GND)

Date: Wednesday, August 31, 2011


5

For Sandy Bridge R122 stuff


For Ivy Bridge R122 no stuff

INTEL DG

The CFG signals have a default value of '1' if not terminated on the board.

1
CFG2
(PEG Static Lane Reversal)

VSS234
VSS235
VSS236
VSS237
VSS238
VSS239
VSS240
VSS241
VSS242
VSS243
VSS244
VSS245
VSS246
VSS247
VSS248
VSS249
VSS250
VSS251
VSS252
VSS253
VSS254
VSS255
VSS256
VSS257
VSS258
VSS259
VSS260
VSS261
VSS262
VSS263
VSS264
VSS265
VSS266
VSS267
VSS268
VSS269
VSS270
VSS271
VSS272
VSS273
VSS274
VSS275
VSS276
VSS277
VSS278
VSS279
VSS280
VSS281
VSS282
VSS283
VSS284
VSS285

Ivy Bridge_rPGA_2DPC_Rev0p61

Processor Strapping
A

05

Ivy Bridge Processor (RESERVED, CFG)

RESERVED

U22H

AT35
AT32
AT29
AT27
AT25
AT22
AT19
AT16
AT13
AT10
AT7
AT4
AT3
AR25
AR22
AR19
AR16
AR13
AR10
AR7
AR4
AR2
AP34
AP31
AP28
AP25
AP22
AP19
AP16
AP13
AP10
AP7
AP4
AP1
AN30
AN27
AN25
AN22
AN19
AN16
AN13
AN10
AN7
AN4
AM29
AM25
AM22
AM19
AM16
AM13
AM10
AM7
AM4
AM3
AM2
AM1
AL34
AL31
AL28
AL25
AL22
AL19
AL16
AL13
AL10
AL7
AL4
AL2
AK33
AK30
AK27
AK25
AK22
AK19
AK16
AK13
AK10
AK7
AK4
AJ25

CFG

Sheet

of

43

Cougar Point/Panther Point (DMI,FDI,PM)

DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3

AW 24
AW 20
BB18
AV18

DMI0TXN
DMI1TXN
DMI2TXN
DMI3TXN

<2>
<2>
<2>
<2>

DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3

AY24
AY20
AY18
AU18

DMI0TXP
DMI1TXP
DMI2TXP
DMI3TXP

FDI_INT

+1.05V

BJ24

<2>
<2>
<2>
<2>
<2>
<2>
<2>
<2>

L_BKLTEN
L_VDD_EN

<23> DPST_PWM

P45

L_BKLTCTL

<23>
<23>

T40
K47

L_DDC_CLK
L_DDC_DATA

T45
P39

L_CTRL_CLK
L_CTRL_DATA

EDIDCLK
EDIDDATA
R331
R330

+3V

BG14
BB14
BF14
BG13
BE12
BG12
BJ10
BH9

FDI_TXP0
FDI_TXP1
FDI_TXP2
FDI_TXP3
FDI_TXP4
FDI_TXP5
FDI_TXP6
FDI_TXP7

AW 16

FDI_INT

<2>
<2>
<2>
<2>
<2>
<2>
<2>
<2>

R329

L_CTRL_CLK
L_CTRL_DATA

2.2K_4
2.2K_4
2.37K/F_4

LVDS_IBG
LVDS_VBG

AF37
AF36

LVD_IBG
LVD_VBG

AE48
AE47

LVD_VREFH
LVD_VREFL

<23> TXLCLKOUT<23> TXLCLKOUT+

AK39
AK40

LVDSA_CLK#
LVDSA_CLK

<23> TXLOUT0<23> TXLOUT1<23> TXLOUT2-

AN48
AM47
AK47
AJ48

LVDSA_DATA#0
LVDSA_DATA#1
LVDSA_DATA#2
LVDSA_DATA#3

<23> TXLOUT0+
<23> TXLOUT1+
<23> TXLOUT2+

AN47
AM49
AK49
AJ47

LVDSA_DATA0
LVDSA_DATA1
LVDSA_DATA2
LVDSA_DATA3

TP65

<2>

DMI_ZCOMP

FDI_FSYNC0

AV12

R567

49.9/F_4 DMI_COMP

BG25

DMI_IRCOMP

FDI_FSYNC1

BC10

FDI_FSYNC1

<2>

R557

750/F_4

DMI_RBIAS

BH21

DMI2RBIAS

FDI_LSYNC0

AV14

FDI_LSYNC0

<2>

FDI_LSYNC1

BB10

FDI_LSYNC1

<2>

FDI_FSYNC0

<2>

SUS_PWR_ACK_R
C

R540

*0_4/S

XDP_DBRST#

<2> XDP_DBRST#
SYS_PWROK

<18,30> EC_PWROK
EC_PWROK_R

C12
K3

SUSACK#
SYS_RESET#

R485

*0_4/S

SYS_PWROK_R

R478

*0_4/S

EC_PWROK_R

L22

PW ROK

R265

*0_4/S

APWROK_R

L10

APW ROK

<2> PM_DRAM_PWRGD
<30>

SUSACK#_R

RSMRST#

P12

System Power Management

TP95

SYS_PW ROK

SUSW ARN#/SUSPW RDNACK/GPIO30


PW RBTN#

*0_4/S

DNBSWON#_R

E20

<30> AC_PRESENT

R566

*0_4

AC_PRESENT_R

H20

ACPRESENT / GPIO31

PM_BATLOW#

E10

BATLOW # / GPIO72

PM_RI#

A10

RI#

*0_4/S

PCIE_WAKE#
CLKRUN#

PD Res place close to PCH

CLKRUN# <30>

G8
N14

LVDSB_CLK#
LVDSB_CLK
LVDSB_DATA#0
LVDSB_DATA#1
LVDSB_DATA#2
LVDSB_DATA#3

<23> TXUOUT0+
<23> TXUOUT1+
<23> TXUOUT2+

AH43
AH49
AF47
AF43

LVDSB_DATA0
LVDSB_DATA1
LVDSB_DATA2
LVDSB_DATA3

PCH to Res routeing 37.5 ohm Impedance.


Res to connector filter routeing 50ohm Impedance.

TP57
PCH_SUSCLK_L R304

<24> CRT_B

*0_4/S

PCH_SUSCLK <30>
<24> CRT_G
TP62

D10

SLP_S5

<30>

<24> CRT_R

SLP_S4#

H4

R253

*0_4/S

SUSC#

<30>

<24> DDCCLK
<24> DDCDATA

SLP_S3#

F4

R538

*0_4/S

SUSB#

<30>

SLP_S5# / GPIO63

AF40
AF39
AH45
AH47
AF49
AF45

PCIE_WAKE# <29,33>

SLP_A#

G10

TP56

SLP_SUS#

G16

TP61

PMSYNCH

AP14

R340

150/F_4

R342

150/F_4

R341

150/F_4

R354
R352

<24> HSYNC_COM
<24> VSYNC_COM

33_4
33_4

R335

(DSW)

1K/F_4

DAC_IREF

Reserve from EMI request


CRT_G

(+3VS5)
K14

CRT_BLUE
CRT_GREEN
CRT_RED

T39
M40

CRT_DDC_CLK
CRT_DDC_DATA

T43
T42

10K_4

R494

8.2K_4

PCIE_WAKE#

R528

10K_4

SLP_LAN#

R314

*10K_4

SUS_PWR_ACK

R497

*10K_4

AC_PRESENT_R

R561

10K_4

INTEL DG

8.2K_4

XDP_DBRST#

R507

1K_4

R530

*1K_4

R565

10K_4

C531

C533

C532

*5.6P/16V_4

*5.6P/16V_4

*5.6P/16V_4

R486

P46
P42

DDPC_AUXN
DDPC_AUXP
DDPC_HPD

AP47
AP49
AT38

DDPC_0N
DDPC_0P
DDPC_1N
DDPC_1P
DDPC_2N
DDPC_2P
DDPC_3N
DDPC_3P

AY47
AY49
AY43
AY45
BA47
BA48
BB47
BB49

DDPD_CTRLCLK
DDPD_CTRLDATA

M43
M36

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

AT45
AT43
BH41

DDPD_0N
DDPD_0P
DDPD_1N
DDPD_1P
DDPD_2N
DDPD_2P
DDPD_3N
DDPD_3P

BB43
BB45
BF44
BE44
BF42
BE42
BJ42
BG42

+3V_RTC <7,10>
+1.05V
<7,8,10,36>
+3VPCU <7,23,30,31,34,35>
+3VS5
<2,7,8,9,10,23,33,35,38,39,42,43>
+3V
<2,7,8,9,10,12,13,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>
+5V
<7,10,18,24,25,27,31,32,33,39>

System PWR_OK(CLG)
Remove DSW power rail

DPB_LANE0_N
DPB_LANE0_P
DPB_LANE1_N
DPB_LANE1_P
DPB_LANE2_N
DPB_LANE2_P
DPB_LANE3_N
DPB_LANE3_P

IN_D2#
IN_D2
IN_D1#
IN_D1
IN_D0#
IN_D0
IN_CLK#
IN_CLK

<25>
<25>
<25>
<25>
<25>
<25>
<25>
<25>

R483

IMVP_PWRGD

*0_4/S
+3VS5

C796 *0.1U/10V_4
+3V_RTC

SYS_PWROK

R559

2
1
U29
*TC7SH08FU

INTEL DG
R600

*0_4/S

HDMI_HPD_CON

330K_4

DSWVREN

R558

*330K_4

On Die DSW VR Enable

IMVP_PWRGD <40>

High = Enable (Default)


Low = Disable

EC_PWROK

R482
100K_4

<25>

R484
SYS_PWROK

DPB_LANE0_N
DPB_LANE0_P
DPB_LANE1_N
DPB_LANE1_P
DPB_LANE2_N
DPB_LANE2_P
DPB_LANE3_N
DPB_LANE3_P

DPWROK FOR DSW

INT HDMI disable (DIS only remove)

DPB_HPD_Q
RSMRST#

AV42
AV40
AV45
AV46
AU48
AU47
AV47
AV49

R535

DPB_HPD_Q

DDPB_0N
DDPB_0P
DDPB_1N
DDPB_1P
DDPB_2N
DDPB_2P
DDPB_3N
DDPB_3P

CPT_PPT_Rev_0p5

+3V
CLKRUN#

SDVO_CLK <25>
SDVO_DATA <25>

INT HDMI Detect Function


A

P38
M39
AT49
AT47
AT40

DDPC_CTRLCLK
DDPC_CTRLDATA

DAC_IREF
CRT_IRTN

DDPB_AUXN
DDPB_AUXP
DDPB_HPD

R496

AP39
AP40

SLP_LAN#

+3VS5

PM_BATLOW#

SDVO_INTN
SDVO_INTP

CRT_HSYNC
CRT_VSYNC

Reserve for power on sequence

PM_RI#

AM42
AM40

CRT_R

PM_SYNC <2>

CPT_PPT_Rev_0p5

PCH Pull-high/low(CLG)

SDVO_STALLN
SDVO_STALLP

CRT_B

(+3VS5)

SLP_LAN# / GPIO29

N48
P49
T49

PCH_HSYNC_R M47
PCH_VSYNC_R M49

AP43
AP45

SDVO_CTRLCLK
SDVO_CTRLDATA

<23> TXUOUT0<23> TXUOUT1<23> TXUOUT2-

<23> TXUCLKOUT<23> TXUCLKOUT+

RSMRST#

(+3VS5)

K16

R560

N3

(+3VS5)
SUSCLK / GPIO62

RSMRST#

<30> DNBSWON#

C488
*0.1U/10V_4

SUS_STAT# / GPIO61

DRAMPW ROK

(+3VS5)

B9

TP99

R562

(+3VS5)

C21

SUS_PWR_ACK_R

SYS_PWROK_R

CLKRUN# / GPIO32

RSMRST#

*0_4/S

DPW ROK

E22

(+3V)

B13

R514

A18

W AKE#

PM_DRAM_PWRGD

<30> SUS_PWR_ACK

DSW VRMEN

DSWVREN

SDVO_TVCLKINN
SDVO_TVCLKINP

INT. HDMI

<2>
<2>
<2>
<2>

FDI_RXP0
FDI_RXP1
FDI_RXP2
FDI_RXP3
FDI_RXP4
FDI_RXP5
FDI_RXP6
FDI_RXP7

FDI_TXN0
FDI_TXN1
FDI_TXN2
FDI_TXN3
FDI_TXN4
FDI_TXN5
FDI_TXN6
FDI_TXN7

Digital Display Interface

DMI0RXP
DMI1RXP
DMI2RXP
DMI3RXP

BJ14
AY14
BE14
BH13
BC12
BJ12
BG10
BG9

J47
M45

LVDS

FDI_RXN0
FDI_RXN1
FDI_RXN2
FDI_RXN3
FDI_RXN4
FDI_RXN5
FDI_RXN6
FDI_RXN7

<23> LVDS_BLON
<23>
DISP_ON

CRT

BE24
BC20
BJ18
BJ20

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

DMI0RXN
DMI1RXN
DMI2RXN
DMI3RXN

FDI

<2>
<2>
<2>
<2>

BC24
BE20
BG18
BG20

DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3

U32D

DMI

<2>
<2>
<2>
<2>

06

Cougar Point/Panther Point (LVDS,DDI)

U32C

PROJECT : R33
Quanta Computer Inc.

*0_4

*10K_4

NB5

Size
Custom

Document Number

Date: Wednesday, August 31, 2011


5

Rev
1A

PCH 1/6 (DMI/FDI/VIDEO)


1

Sheet

of

43

SRTCRST#

K22

INTRUDER#

PCH_INVRMEN

C17

FW H4 / LFRAME#

D36

LFRAME# <30,33>

LDRQ0#
LDRQ1# / GPIO23

E36
K36

PCH_DRQ#0
PCH_DRQ#1

V5

SERIRQ

INTVRMEN

(+3V)
SERIRQ

HDA_SYNC

ACZ_SPKR

T10

SPKR

ACZ_RST#

K34

HDA_RST#

<27> ACZ_SDIN0
TP64

ACZ_SDOUT
+3VS5

R332

HDA_SDIN0
HDA_SDIN1

C34

HDA_SDIN2

A34

HDA_SDIN3

A36

HDA_SDO

10K_4

(+3V)

GPIO33
SIO_EXT_SCI#

<30> SIO_EXT_SCI#

E34
G34

C36

HDA_DOCK_EN# / GPIO33

N32

HDA_DOCK_RST# / GPIO13

(+3VS5)

AM3
AM1
AP7
AP5

SATA1RXN
SATA1RXP
SATA1TXN
SATA1TXP

AM10
AM8
AP11
AP10

SATA2RXN
SATA2RXP
SATA2TXN
SATA2TXP

AD7
AD5
AH5
AH4

SATA3RXN
SATA3RXP
SATA3TXN
SATA3TXP

AB8
AB10
AF3
AF1

SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP

Y7
Y5
AD3
AD1
Y3
Y1
AB3
AB1

PCH_JTAG_TCK_R

J3

JTAG_TCK

SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP

TP50

PCH_JTAG_TMS

H7

JTAG_TMS

SATAICOMPO

Y11

PCH_JTAG_TDI_R

K5

JTAG_TDI

SATAICOMPI

Y10

PCH_JTAG_TDO_R

H1

JTAG_TDO

TP88

JTAG

TP49

AB12

SATA3COMPI

AB13

+3VPCU

R516

0_4

PCH_SPI_CS0#
PCH_SPI_CS1#
PCH_SPI_SI
PCH_SPI_SO

T3

SPI_CLK

Y14

SPI_CS0#

T1

SATA3RBIAS

SPI_CS1#

V4

SPI_MOSI

SATALED#

(+3V)
SATA0GP / GPIO21

(+3V)

U3

SPI_MISO

SATA1GP / GPIO19

R564
10M_4
D

RTC_X2

<30>

SATA_RXN0 <32>
SATA_RXP0 <32>
SATA_TXN0 <32>
SATA_TXP0 <32>

HDD0 (SATA3 6.0Gb/s)

RTC Circuitry(RTC)

30mils
+3V_RTC
R616

RTC_RST#

20K/F_4

C865
1U/6.3V_4

DG recommended that AC coupling capacitors should be


close to the connector (<100 mils) for optimal signal quality.
R623

+3VPCU

SATA_RXN4 <32>
SATA_RXP4 <32>
SATA_TXN4 <32>
SATA_TXP4 <32>

*0_6/S

+3V_RTC_2

1K_4

+3V_RTC_1

R615

CN26
BAT_CONN
DFWF02MS022
50273-0027N-001-2P-L

ODD (SATA1 1.5Gb/s)

D20
BAT54C

SATA_COMP

R299

37.4/F_4

SATA3_COMP
SATA3_RBIAS

AH1

R301

+1.05V

P3

C528
*33P/50V_4

750/F_4

DGT_STOP#

V14

BBS_BIT0

P1

R517

10K_4

+3V

R277

*10K_4

+3V

R505

33_4

ACZ_BCLK

<27> ACZ_RST#_AUDIO

R336

33_4

ACZ_RST#

<27> ACZ_SDOUT_AUDIO

R575

33_4

ACZ_SDOUT

+5V

+3VS5

R285
*210/F_4
10K_4

R594

*0_6 SRTC_RST#

R305

PCH JTAG Debug(CLG)

R337

R590

J5
*SOLDERJUMPER-2
C

<27> BIT_CLK_AUDIO

<27> ACZ_SYNC_AUDIO

*10K_4

SRTC_RST#

C860
1U/6.3V_4

RTC_RST#

HDA Bus(CLG)

EMI

49.9/F_4

R521

J6
*SOLDERJUMPER-2

20K/F_4

C869
1U/6.3V_4

RTC Power trace width 20mils.

R255
*210/F_4

R493
*210/F_4
PCH_JTAG_TMS
PCH_JTAG_TDI_R
PCH_JTAG_TDO_R
PCH_JTAG_TCK_R

3 ACZ_SYNC

33_4 1

+3V

Q44
2N7002K

CPT_PPT_Rev_0p5

18P/50V_4

SATA_LED# <28>

SPI

PCH_SPI_CLK
R533
*10K_4

+3V
SERIRQ

BIT_CLK_AUDIO

SATA3RCOMPO

C803

RTC_X1

Y8
32.768KHZ

8.2K_4

+3V_RTC_0 R622

TP92

<30> PCH_SPI_CS1_R#

SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP

18P/50V_4

TP67
TP66
R291

HDA_BCLK

L34

SATA

N34

ACZ_SYNC

IHDA

<27> ACZ_SPKR

ACZ_BCLK

SATA 6G

Reserve for EMI

C802

G22

SM_INTRUDER#

TP96

C529
*10P/50V_4

07

RTC Clock 32.768KHz

+1.8V
<4,10,38,43>
+1.05V
<6,8,10,36>
+3V_RTC <6,10>
+3VPCU <23,30,31,34,35>
+3V
<2,6,8,9,10,12,13,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>
+V3.3A_1.5A_HDA_IO <10>
+5V
<10,18,24,25,27,31,32,33,39>

<30,33>
<30,33>
<30,33>
<30,33>

RTCRST#

LAD0
LAD1
LAD2
LAD3

D20

SRTC_RST#

C38
A38
B37
C37

RTCX2

RTC_RST#

LAD0
LAD1
LAD2
LAD3

FW H0 /
FW H1 /
FW H2 /
FW H3 /

2
1

C20

3
4

RTC_X2

RTCX1

LPC

A20

1M_4

RTC_X1

RTC

TP63
R311

U32A

TP98

+3V_RTC

Cougar Point/Panther Point (HDA,JTAG,SATA)

TP97

R579
1M_4

R286
*100/F_4

R279
*100/F_4

R537
*100/F_4

R510
*51_4

PCH Strap Table


Pin Name
SPKR

Strap description

Different from
Calpella

No reboot mode setting

Sampled

Configuration

PWROK

0 = Default (weak pull-down 20K)


1 = Setting to No-Reboot mode

Add for Intel leakage issue

Circuit
ACZ_SPKR
R584
R595

GNT3# / GPIO55

Top-Block Swap Override

PWROK

0 = "top-block swap" mode


1 = Default (weak pull-up 20K)

INTVRMEN

Integrated 1.05V VRM enable

ALWAYS

Should be always pull-up

PCH_INVRMEN

HDA_DOCK_EN#/GPIO33

Flash Descriptor Security


Only for Interposer

PWROK

0 = Override
1 = Default (weak pull-up 20K)

GPIO33

+3V

R500

*1K_4

*1K_4
10K_4

+3V

TP91

TP89TP94

PCH SPI ROM(CLG)

TP48

PCI_GNT3# <8>
+3V
U31

GNT1# / GPIO51
GPIO19

Boot BIOS Selection 1 [bit-1]

Different from
Calpella

GNT0#

1
0

1
0

PWROK

Boot Location

GNT2# / GPIO53

ESI strap (Server only)

PWROK

NV_ALE

Intel Anti-Theft HDD protection


Only for Interposer

PWROK

0 = Disable (Internal pull-down 20kohm)

DMI Termination voltage

HDA_SYNC

On-Die PLL VR Voltage Select

HDA_SDO
GPIO8
GPIO28

Different from
Calpella

SPI_MOSI

PWROK

weak pull-down 20kohm

RSMRST

0 = Support by 1.8V (weak pull-down)


1 = Support by 1.5V

Flash Descriptor Security

PWROK

0 = Default (weak pull-down 20K)


1 = Overridden

Integrated Clock Chip Enable

RSMRST#

Should be pull-down (weak pull-up 20K)

On-die PLL Voltage Regulator

RSMRST#

0 = Disable
1 = Enable (Default)

iTPM function Disable

APWROK

0 = Default (weak pull-down 20K)


1 = Enable

330K_4

R572
1

+3V_RTC

0_4
2

R534
R585

<30>
<30>
<30>
<30>

BIOS_WP#

[Need external pull-down for LPC BIOS]


Default weak pull-up on GNT0/1#

SPI
LPC

Should not be pull-down


(weak pull-up 20K)

NV_CLE
A

Boot BIOS Selection 0 [bit-0]

PWROK

GNT1#

R563

R498
R548
R554
R490

PCH_SPI_CS0_R#
PCH_SPI_CLK_R
PCH_SPI_SI_R
PCH_SPI_SO_R

C795
*22P/50V_4

BBS_BIT0

*1K_4
*1K_4

+1.8V

R526

+3VS5

<30>

R547

+3V

NV_ALE
1K_4

R492

*1K_4

R292

1K_4

<8>
NV_CLE
<9>
H_SNB_IVB# <2> sandy/Ivy bridge

ACZ_SYNC

1K_4

ACZ_SDOUT

GPIO33_E

PCH_SPI_SI

R546

R334

C797
*22P/50V_4

CE#
SCK
SI
SO

HOLD#

W P#

VSS

VDD

R553

3.3K_4
C798
0.1U/10V_4

EN25Q32B-104HIP

R524

3.3K_4

BIOS_WP#

R573

*1K_4

Vender

Size

EON

4MB

AKE39ZN0Q02 (EN25Q32B-104HIP)

Max

4MB

AKE39FP0Z02 (MX25L3206EM2I-12G)

Socket

P/N

DFHS08FS023

+V3.3A_1.5A_HDA_IO

PROJECT : R33
Quanta Computer Inc.
PLL_ODVR_EN <9>

NB5

+3V

Size
Custom

Document Number

Rev
1A

PCH 2/6 (SATA/HDA/SPI)

Date: Wednesday, August 31, 2011


5

TP90
*1K_4

2.2K_4

R555
R551
R525

1
0_4 6
0_4 5
0_4 2

BBS_BIT1 <8>

USE GPIO PIN


+1.8V

*0_4 PCH_SPI_CS0#
0_4 PCH_SPI_CLK
0_4 PCH_SPI_SI
0_4 PCH_SPI_SO

Sheet

of

43

Cougar Point/Panther Point (PCI,USB,NVRAM)


U32E

+3VS5
RP8
10
9
8
7
6

USB_OC4#
USB_OC1#
USB_OC2#
USB_OC3#

1
2
3
4
5

USB_OC6#
USB_OC0#
PCH_AOCS#
USB_OC5#

10K_10P8R_6

BE28
BC30
BE32
BJ32
BC28
BE30
BF32
BG32
AV26
BB26
AU28
AY30
AU26
AY26
AV28
AW30

<28> USB30_RX1<28> USB30_RX2<28> USB30_RX1+


<28> USB30_RX2+
<28> USB30_TX1<28> USB30_TX2-

USB3.0
C

<28> USB30_TX1+
<28> USB30_TX2+

<33> BT_COMBO_EN#

<7>
<28>
<7>

B21
M20
AY16
BG46

BBS_BIT1
ACC_LED#
PCI_GNT3#

<23>
LCD_BK
<9> BOARD_ID3
<33> ACCEL_INTH#
TP55

BT_COMBO_EN#
DGPU_SELECT#
EDID_SELECT#

C46
C44
E40

BBS_BIT1
ACC_LED#
PCI_GNT3#

D47
E42
F46

MPC_PWR_CTRL#
LCD_BK
ACCEL_INTH#

G42
G40
C42
D44

PIRQE# / GPIO2
PIRQF# / GPIO3
PIRQG# / GPIO4
PIRQH# / GPIO5

PCI_PME#

K10

PME#

CLK_PCI_TPM_R
CLK_PCI_CARD_R

TP102
TP69

USB30_RX1N
USB30_RX2N
USB30_RX3N
USB30_RX4N
USB30_RX1P
USB30_RX2P
USB30_RX3P
USB30_RX4P
USB30_TX1N
USB30_TX2N
USB30_TX3N
USB30_TX4N
USB30_TX1P
USB30_TX2P
USB30_TX3P
USB30_TX4P

TP25
TP26
TP27
TP28
TP29
TP30
TP31
TP32
TP33
TP34
TP35
TP36
TP37
TP38
TP39
TP40

K40
K38
H38
G38

<33> CLK_33M_DEBUG
<30> CLK_33M_KBC

R351
R350

22_4
22_4

CLK_PCI_FB

R353

22_4

C6
H49
H43
J48
K42
H40

RSVD23
RSVD24
RSVD25

PCI_PIRQA#
PCI_PIRQB#
PCI_PIRQC#
PCI_PIRQD#

PCI_PLTRST#

TP21
TP22
TP23
TP24

PIRQA#
PIRQB#
PIRQC#
PIRQD#
REQ1# / GPIO50
REQ2# / GPIO52
REQ3# / GPIO54

(+3V)
(+3V)
(+3V)

GNT1# / GPIO51
GNT2# / GPIO53
GNT3# / GPIO55

(+3V)
(+3V)
(+3V)

AY5
BA2

RSVD28
RSVD29

AT12
BF3

USBRBIAS#
USBRBIAS

(+3VS5)
(+3VS5)
(+3VS5)
(+3VS5)
(+3VS5)
(+3VS5)
(+3VS5)
(+3VS5)

PLTRST#
CLKOUT_PCI0
CLKOUT_PCI1
CLKOUT_PCI2
CLKOUT_PCI3
CLKOUT_PCI4

OC0# / GPIO59
OC1# / GPIO40
OC2# / GPIO41
OC3# / GPIO42
OC4# / GPIO43
OC5# / GPIO9
OC6# / GPIO10
OC7# / GPIO14

<26> PCIE_RXN3_CARD
<26> PCIE_RXP3_CARD
<26> PCIE_TXN3_CARD
<26> PCIE_TXP3_CARD

0.1U/10V_4
0.1U/10V_4

C524
C523

0.1U/10V_4
0.1U/10V_4

PCIE_TXN2_LAN_C
PCIE_TXP2_LAN_C

BE34
BF34
BB32
AY32

PCIE_TXN3_CARD_C
PCIE_TXP3_CARD_C

BG36
BJ36
AV34
AU34

PERN3
PERP3
PETN3
PETP3

BF36
BE36
AY34
BB34

PERN4
PERP4
PETN4
PETP4

MPC Switch Control

NV_ALE

NV_ALE

C24
A24
C25
B25
C26
A26
K28
H28
E28
D28
C28
A28
C29
B29
N28
M28
L30
K30
G30
E30
C30
A30
L32
K32
G32
E32
C32
A32
C33

USBP0USBP0+
USBP1USBP1+

<28>
<28>
<28>
<28>

USBP4- <23>
USBP4+ <23>

<7>

MPC_PWR_CTRL#

Low = MPC ON
High = MPC OFF (Default)

MPC_PWR_CTRL#

R582

BG37
BH37
AY36
BB36

*1K_4

USB2.0

USB2.0/USB3.0 COMBO 1st

USB2.0

USB2.0/USB3.0 COMBO 2nd

Webcam

USBP9- <28>
USBP9+ <28> Right_USB
USBP10- <33>
USBP10+ <33> WLAN

PERN6
PERP6
PETN6
PETP6

BG40
BJ40
AY40
BB40

PERN7
PERP7
PETN7
PETP7

BE38
BC38
AW38
AY38

PERN8
PERP8
PETN8
PETP8

Y40
Y39

CLK_PCIE_REQ0#

J2

CLK_PCH_SRC2N
CLK_PCH_SRC2P

AB49
AB47

CLK_PCIE_REQ1#

M1

<26> CLK_PCIE_CARDN
<26> CLK_PCIE_CARDP

CLK_PCH_CARD2N
CLK_PCH_CARD2P

<26> CLK_PCIE_REQ2#

CLK_PCIE_REQ2#

USB_OC0#
USB_OC1#
USB_OC2#
USB_OC3#
USB_OC4#
USB_OC5#
USB_OC6#
PCH_AOCS#

<13,30,33> MBCLK2

2
1

<13,30,33> MBDATA2

C534
*22P/50V_4

CLK_PCIE_REQ4#

*0_4/S PLTRST#

PLTRST#

<2,14,26,29,30,33>
SMB_PCH_DAT

Q24
2N7002K

R266

R250

4.7K_4

R246

4.7K_4

+3V

+1.05V
+3VS5
+3V

SMB_PCH_CLK

3
<6,7,10,36>
<2,6,7,9,10,23,33,35,38,39,42,43>
<2,6,7,9,10,12,13,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>

SMB_ME1_CLK

M16

SMB_ME1_DAT

M7

CL_CLK_R

TP54

CL_DATA1

T11

CL_DAT_R

TP51

CL_RST1#

P10

CL_RST#_R

M10

CLK_PEGA_REQ#

AB37
AB38

CLK_PCH_PEGAN
CLK_PCH_PEGAP

(+3VS5)
SML1DATA / GPIO75

CL_CLK1

CLKOUT_DMI_N
CLKOUT_DMI_P
CLKOUT_DP_N
CLKOUT_DP_P
CLKIN_DMI_N
CLKIN_DMI_P

PCIECLKRQ2# / GPIO20
CLKOUT_PCIE3N
CLKOUT_PCIE3P

A8

CLKIN_GND1_N
CLKIN_GND1_P

PCIECLKRQ3# / GPIO25
CLKIN_DOT_96N
CLKIN_DOT_96P

CLKOUT_PCIE4N
CLKOUT_PCIE4P

L12

CLK_PEGB_REQ#

TP47

CLKIN_SATA_N
CLKIN_SATA_P

PCIECLKRQ4# / GPIO26
CLKOUT_PCIE5N
CLKOUT_PCIE5P

REFCLK14IN

PCIECLKRQ5# / GPIO44

CLKIN_PCILOOPBACK

CLKOUT_PEG_B_N
CLKOUT_PEG_B_P

E6

R515
R293

XTAL25_IN
XTAL25_OUT

BOARD_ID1

<9>

BOARD_ID2

V40
V42

SMB_ME1_DAT

SMB_RUN_DAT <12,13>

SMB_RUN_CLK <12,13>

Q23
2N7002K

AV22
AU22

10K_4
10K_4

CLK_PCIE_REQ0#
CLK_PCIE_REQ3#
CLK_PCIE_REQ4#

R542
R495
R264

10K_4
10K_4
10K_4

CLK_PEGB_REQ#
CLK_PEGA_REQ#
CLK_PEGA_REQ#
CLK_PEGB_REQ#

R269

Ra R273
Rb R256

10K_4
*10K_4
10K_4
*10K_4

CLK_BUF_BCLK_N
CLK_BUF_BCLK_P
CLK_BUF_PCIE_3GPLL#
CLK_BUF_PCIE_3GPLL
CLK_BUF_DREFCLK#
CLK_BUF_DREFCLK
CLK_BUF_DREFSSCLK#
CLK_BUF_DREFSSCLK
CLK_PCH_14M

R270

BF18
BE18
BJ30
BG30

CLK_BUF_BCLK_N
CLK_BUF_BCLK_P

G24
E24

CLK_BUF_DREFCLK#
CLK_BUF_DREFCLK

AK7
AK5

CLK_BUF_DREFSSCLK#
CLK_BUF_DREFSSCLK

K45

CLK_PCH_14M

H45

CLK_PCI_FB

V47
V49

XTAL25_IN
XTAL25_OUT

change 25M to small size


TP100

10K_4
10K_4

R307
R306
R321
R316
R290
R289
R343

10K_4
10K_4
10K_4
10K_4
10K_4
10K_4
10K_4

C813
R587
1M_4

PCIECLKRQ7# / GPIO46

(+3VS5)
CLKOUT_ITPXDP_N
CLKOUT_ITPXDP_P

CLKOUTFLEX0 / GPIO64

(+3V)
CLKOUTFLEX1 / GPIO65

(+3V)
CLKOUTFLEX2 / GPIO66

(+3V)
CLKOUTFLEX3 / GPIO67

CPT_PPT_Rev_0p5

WLAN

<33> PCIE_CLKREQ_WLAN#

LAN

GPU

*0_4/S

R499

*0_4/S

K43
F47

CLK_FLEX0

<14> CLK_PCIE_VGA#
<14> CLK_PCIE_VGA

RP7
2
0_4P2R_4 4

1
3

CLK_FLEX1

K49

CLK_FLEX3

PCH_CLK_27M_1

TP70

H47 CLK_FLEX2

*22_4 PCH_CLK_27M_1

CLK_PCIE_REQ0#

SMBus/Pull-up(CLG)

R541

1K_4

DRAMRST_CNTRL_PCH

R263
R248
R513
R531
R298
R294

10K_4
2.2K_4
2.2K_4
2.2K_4
2.2K_4
10K_4

SMBALERT#
SMB_PCH_CLK
SMB_PCH_DAT
SMB_ME0_CLK
SMB_ME0_DAT
SML1ALERT#_R

CLK_PCIE_REQ1#

PROJECT : R33
Quanta Computer Inc.

CLK_PCH_PEGAN
CLK_PCH_PEGAP

NB5
3

C821
*22P/50V_4

Rb
Remove Ra, Rb for UMA &
SG. 27MHz support DIS only.

Size
Custom

Document Number

Rev
1A

PCH 3/6 (PCIE/USB/CLK)

Date: Wednesday, August 31, 2011


5

C530
*22P/50V_4

TP103
R586

Remove for UMA only.

CLOCK TERMINATION for FCIM

RF

+1.05V
TP68

CLK_PCH_SRC2P
CLK_PCH_SRC2N

<29> CLK_PCIE_LANP
<29> CLK_PCIE_LANN
<29> PCIE_CLKREQ_LAN#

90.9/F_4

+3VS5

R509

27P/50V_4
TP101

CLK_PCH_SRC0N
CLK_PCH_SRC0P

<33> CLK_PCIE_WLAN#
<33> CLK_PCIE_WLAN

CLK_PCH_14M

(+3V)

(+3VS5)

33P/50V_4
Y9
25MHZ

Y47

PCIE Clock

SG : Rb ; UMA : Ra
R325
R323

CLK_DPLL_SSCLKN <2>
CLK_DPLL_SSCLKP <2>
CLK_BUF_PCIE_3GPLL#
CLK_BUF_PCIE_3GPLL

XCLK_RCOMP R583

CLKOUT_PCIE7N
CLKOUT_PCIE7P

AK14
AK13

CLK_PCH_ITPN
CLK_PCH_ITPP

+3VS5

XCLK_RCOMP

PCIECLKRQ6# / GPIO45

K12
TP59
TP58

CLK_CPU_BCLKN <2>
CLK_CPU_BCLKP <2>

AM12
AM13

CLKOUT_PCIE6N
CLKOUT_PCIE6P

T13

+3V

TP60

C814

(+3VS5)
<9>

TP53

PEG_B_CLKRQ# / GPIO56

PCH_AOCS# <33>

<2,12,13>

CLKOUT_PEG_A_N
CLKOUT_PEG_A_P

(+3V)

V10

DRAMRST_CNTRL_PCH

(+3VS5)

CLKOUT_PCIE2N
CLKOUT_PCIE2P

L14

BOARD_ID0

2.2K_4

Q26
*2N7002K

R308
3

SML1ALERT#_R

E14

2.2K_4
+3VS5

R251
100K_4

C13

SML1CLK / GPIO58

(+3VS5)

SMB_ME1_CLK

+3V
2

U19
*TC7SH08FU

SMB_ME0_DAT

PCIECLKRQ1# / GPIO18

AA48
AA47

AB42
AB40

CLK_REQ/Strap Pin(CLG)

R303

1
3

PCI_PLTRST#

Q25

G12

SML0DATA

(+3VS5)

<9>

CLK_PCIE_REQ1#
CLK_PCIE_REQ2#

*2N7002K
1

PLTRST#

SMB_ME0_CLK

(+3VS5)

(+3VS5)

Y43
Y45

0.01U/16V_4

DRAMRST_CNTRL_PCH

C8

SML0CLK

SML1ALERT# / PCHHOT# / GPIO74

CLKOUT_PCIE1N
CLKOUT_PCIE1P

V38
V37

A12

(+3VS5)
SML0ALERT# / GPIO60

(+3VS5)

EMI
SMBus/Pull-up(CLG)

SMB_PCH_DAT

(+3VS5)

PCIECLKRQ0# / GPIO73

V45
V46

CPT_PPT_Rev_0p5

+3VS5
C480

SMB_PCH_CLK

C9

CLKOUT_PCIE0N
CLKOUT_PCIE0P

Y37
Y36

C535
*22P/50V_4

CLK_PCI_FB_R
CLK_PCI_LPC_R
CLK_PCI_EC_R

PLTRST#(CLG)

H14

(+3V)

CLK_33M_KBC

R571
22.6/F_4

SMBCLK

PEG_A_CLKRQ# / GPIO47

CLK_33M_DEBUG

USB_BIAS

SMBALERT# / GPIO11

SMBALERT#

SMBDATA

PERN5
PERP5
PETN5
PETP5

BJ38
BG38
AU36
AV36

CLK_PCH_SRC0N
CLK_PCH_SRC0P

CLK_PCIE_REQ3#

B33
A14
K20
B17
C16
L16
A16
D14
C14

PERN2
PERP2
PETN2
PETP2

SMBUS

Cardreader

C517
C516

PCIE_TXN1_C
PCIE_TXP1_C

AT8

RSVD26
RSVD27

USBP0N
USBP0P
USBP1N
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5N
USBP5P
USBP6N
USBP6P
USBP7N
USBP7P
USBP8N
USBP8P
USBP9N
USBP9P
USBP10N
USBP10P
USBP11N
USBP11P
USBP12N
USBP12P
USBP13N
USBP13P

(+3V)
(+3V)
(+3V)
(+3V)

AV5
AV10

LAN

<29> PCIE_RXN2_LAN
<29> PCIE_RXP2_LAN
<29> PCIE_TXN2_LAN
<29> PCIE_TXP2_LAN

0.1U/10V_4
0.1U/10V_4

E12

Link

10K_10P8R_6

AU2
AT4
AT3
AT1
AY3
AT5
AV3
AV1
BB1
BA3
BB5
BB3
BB7
BE8
BD4
BF6

C519
C513

(+3VS5)

PERN1
PERP1
PETN1
PETP1

Controller

ACC_LED#
ACCEL_INTH#
BT_COMBO_EN#
DGPU_SELECT#

WLAN

AT10
BC8

BG34
BJ34
AV32
AU32

FLEX CLOCKS

EDID_SELECT#
LCD_BK

1
2
3
4
5

PCI

10
9
8
7
6

MPC_PWR_CTRL#

RSVD7
RSVD8
RSVD9
RSVD10
RSVD11
RSVD12
RSVD13
RSVD14
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
RSVD21
RSVD22

<33> PCIE_RXN1
<33> PCIE_RXP1
<33> PCIE_TXN1
<33> PCIE_TXP1

CLOCKS

RP9

RSVD5
RSVD6

USB

+3V

TP1
TP2
TP3
TP4
TP5
TP6
TP7
TP8
TP9
TP10
TP11
TP12
TP13
TP14
TP15
TP16
TP17
TP18
TP19
TP20

RSVD

8.2K_4
8.2K_4
8.2K_4
8.2K_4

BG26
BJ26
BH25
BJ16
BG16
AH38
AH37
AK43
AK45
C18
N30
H3
AH12
AM4
AM5
Y13
K24
L24
AB46
AB45

AY7
AV7
AU3
BG4

PCI-E*

RSVD1
RSVD2
RSVD3
RSVD4

+3V
R349
R339
R338
R348

08

Cougar Point/Panther Point(PCI-E,SMBUS,CLK)


U32B

PCI/USBOC# Pull-up(CLG)
PCI_PIRQA#
PCI_PIRQB#
PCI_PIRQC#
PCI_PIRQD#

Sheet

of

43

Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)

09

Clock Gen Power OK (CLG)

U32F

<33>

<33>

Reserve

BT_OFF#

RF_OFF#
R543

<32> ODD_PRSNT#

*0_4

<14> DGPU_HOLD_RST#

A42

TACH1 / GPIO1

BOARD_ID4

H36

TACH2 / GPIO6

BOARD_ID5

E38

TACH3 / GPIO7

BT_OFF#

R491

R508

+3V

*0_4/S

10K_4

TP52
R271

<43> DGPU_PWR_EN

*0_4/S

TP93

(+3V)

C10

GPIO8

TACH5 / GPIO69

(+3V)

(+3V)
TACH6 / GPIO70

(+3V)

(+3V)
TACH7 / GPIO71

(+3V)
LAN_PHY_PW R_CTRL / GPIO12

RF_OFF#

G2

GPIO15

ODD_PRSNT#_R

U2

(+3VS5)
A20GATE

(+3VS5)

PECI

SATA4GP / GPIO16
RCIN#

(+3V)
TACH0 / GPIO17

(+3V)

BIOS_REC

T5

SCLOCK / GPIO22

DGPU_HOLD_RST#

E8

GPIO24 / MEM_LED

E16

(+3V)
(+3VS5)
GPIO27

(DSW)

PLL_ODVR_EN_R

P8

GPIO28

GPIO34

K1

STP_PCI# / GPIO34

GPIO35

K4

(+3VS5)
(+3V)
(+3V)

V8

SATA2GP / GPIO36

FDI_OVRVLTG

M5

SATA3GP / GPIO37

MFG_MODE

N2

SLOAD / GPIO38

DGPU_PRSNT#

M3

SDATAOUT0 / GPIO39

TEST_SET_UP

V13

SDATAOUT1 / GPIO48

(+3V)

+3V

B41

GPIO69

R577
R578

1.5K/F_4
*1.5K/F_4

C41

GPIO70

+3V

A40

GPIO71
D

P4

P5

AY10

INIT3_3V#

T14

DF_TVS

AY1

TS_VSS1

AH8

TS_VSS2

AK11

TS_VSS3

AH10

TS_VSS4

AK10

NC_1

P37

VSS_NCTF_15

BG2

VSS_NCTF_16

BG48

VSS_NCTF_17

BH3

EC_RCIN#

EC_RCIN# <30>
H_PWRGOOD <2>

PCH_THRMTRIP#

R552

390_4

MFG-TEST

PM_THRMTRIP# <2,30>

NV_CLE

NV_CLE

<7>

MFG_MODE

R536

10K_4

R518

*0_4

(+3V)

V3

SATA5GP / GPIO49
GPIO57

+3VS5
DGPU_HOLD_RST#
LAN_DISABLE#_R

(+3V)

BH47

VSS_NCTF_1

VSS_NCTF_19

BJ4

A44

VSS_NCTF_2

VSS_NCTF_20

BJ44

A45

VSS_NCTF_3

VSS_NCTF_21

BJ45

VSS_NCTF_22

BJ46

NCTF

VSS_NCTF_18
A4

VSS_NCTF_4
VSS_NCTF_5

VSS_NCTF_23

BJ5

A6

VSS_NCTF_6

VSS_NCTF_24

BJ6

B3

VSS_NCTF_7

VSS_NCTF_25

C2

B47

VSS_NCTF_8

VSS_NCTF_26

C48

BD1

VSS_NCTF_9

VSS_NCTF_27

D1

BD49

VSS_NCTF_10

VSS_NCTF_28

D49

BE1

VSS_NCTF_11

VSS_NCTF_29

E1

BE49

VSS_NCTF_12

VSS_NCTF_30

E49

BF1

VSS_NCTF_13

VSS_NCTF_31

F1

BF49

VSS_NCTF_14

VSS_NCTF_32

F49

10K_4
10K_4

S_GPIO

R261
R272

10K_4
*0_4

SIO_EXT_SMI#
BT_OFF#
EC_A20GATE
EC_RCIN#
GPIO49
GPIO70
GPIO71
ODD_PRSNT#_R
DGPU_PWROK

R580
R539
R262
R280
R544
R581
R576
R532
R346

10K_4
10K_4
10K_4
10K_4
*10K_4
1.5K/F_4
1.5K/F_4
10K_4
10K_4

DGPU_PWROK
GPIO27

R347
R302

*10K_4
10K_4

+3VS5
+3V
RF_OFF#

R511

1K_4
R274

A5

R268
R512

+3V

+3V

(+3V)

D6

GPIO Pull-up/Pull-down(CLG)
+3V

(+3V)

SV_DET

A46

EC_A20GATE <30>

AU16

THRMTRIP#

(+3V)

GPIO49

<2,6,7,8,10,23,33,35,38,39,42,43>
<2,6,7,8,10,12,13,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>

10K_4

AY11

(+3VS5)

+3VS5
+3V

R574

PROCPW RGD

GPIO35

DGPU_PWR_EN_R

GPIO68

(+3V)

C4

D40

C40

(+3VS5)

LAN_DISABLE#_R

GPIO27
<7> PLL_ODVR_EN

TACH4 / GPIO68

(+3V)

SIO_EXT_SMI#

DGPU_PWROK

<18,30,42,43> DGPU_PWROK

BMBUSY# / GPIO0

GPIO

<30> SIO_EXT_SMI#

T7

CPU/MISC

*0_4/S S_GPIO

R252

<30> PCI_SERR#

Intel ME Crypto Transport Layer


Security (TLS) cipher suite

BIOS_REC

*0_4

BIOS RECOVERY

R257

10K_4

High = Disable (Default)


Low = Enable

Low = Disable (Default)


High = Enable

+3V
R275

*0_4

TEST_SET_UP

R258

+3V

10K_4

R295

100K_4

SV_DET

R296

SV_SET_UP

TEST DETECT

High = Strong (Default)

Low = Default

CPT_PPT_Rev_0p5

+3V

BOARD ID SETTING

<8>
<8>
<8>
<8>

BOARD_ID0
BOARD_ID1
BOARD_ID2
BOARD_ID3

BOARD_ID0
BOARD_ID1
BOARD_ID2
BOARD_ID3

9/3 SI for H/W.

DGPU_PWR_EN_R

BOARD_ID5

BOARD_ID4

BOARD_ID3

BOARD_ID2

BOARD_ID1

BOARD_ID0

R549

R33 UMA

R276

R33 DIS

R284

R356

0
0

1
0

1
0

R596

R345

RD0
RD1
RD2
RD3
RD4
RD5

*10K_4

BOARD_ID0

R550

10K_4

BOARD_ID1

R259

10K_4

BOARD_ID2

R288

10K_4

BOARD_ID3

10K_4
10K_4

BOARD_ID4
BOARD_ID5

R355
R593
R344

RU0
RU1
RU2
RU3
RU4
RU5

10K_4

R260

+3V

*200K/F_4

R254

Low = Tx, Rx terminated to


same voltage (DC Coupling Mode)
(DEFAULT)

DMI TERMINATION
VOLTAGE OVERRIDE

Model

100K_4

FDI TERMINATION
VOLTAGE OVERRIDE

FDI_OVRVLTG

R278

LOW - Tx, Rx terminated


to same voltage

+3VS5

*10K_4

GFX Present

*10K_4

Rb

R506

+3V

*100K_4 DGPU_PRSNT#

*10K_4
*10K_4

+3V

Ra

R529

SG

UMA

Stuff

Ra

Rb

NC

Rb

Ra

10K_4

PROJECT : R33
Quanta Computer Inc.
Size
Custom

Document Number

Rev
1A

PCH 4/6 (GPIO/MISC)

Date: Wednesday, August 31, 2011


4

*1K_4

*10K_4

NB5
5

*10K_4

Sheet

of

43

1mA (10mils)

Cougar Point/Panther Point(POWER)

DCPSUSBYP

+3V_SUS_CLKF33

T38

*0.1U/10V_4

+VCCDPLL_CPY

*10uH/100mA_8

+VCCSUS1

AL29
AL24

DCPSUS[3]

AA19

VCCASW[1]

C801
*10U/6.3V_6
C502
*1U/6.3V_4

+1.05V
R324
*0_6/S
+1.05V_VCCEPW

1.01A (60mils)

AA21

VCCASW[2]

AA24

VCCASW[3]

AA26

VCCASW[4]

AA27
AA29
C505
1U/6.3V_4

C511
1U/6.3V_4

C482
22U/6.3VS_8

C512
1U/6.3V_4

C481
22U/6.3VS_8

AA31

VCCASW[5]
VCCASW[6]
VCCASW[7]

AC26

VCCASW[8]

AC27

VCCASW[9]

AC29

VCCASW[10]

AC31

VCCASW[11]

AD29

VCCASW[12]

AD31

VCCASW[13]

W21

VCCASW[14]

W23

VCCASW[15]

W24
W26
W29

C489
+VCCRTCEXT
0.1U/10V_4

*0_6/S

+VCCAFDI_VRM

R591

N16

DCPRTC

Y49

VCCVRM[4]

BD47

VCCADPLLA

BF47

VCCADPLLB

+V1.05V_SSCVCC
R310

*0_6

AF17
AF33
AF34
AG34

C490
+VCCSST
0.1U/10V_4
+V1.05M_VCCSUS

*0_4
0_4

VCCSUS3_3[6]

P24

C784
4.7U/6.3V_6

C785
0.1U/10V_4

C809
0.1U/10V_4

R318

+VCCAUPLL

T26

R322

+5V_PCH_VCC5REFSUS

DCPSUS[4]

AN23

+VCCA_USBSUS

VCCSUS3_3[1]

AN24

+3V_VCCPSUS

C510
1U/6.3V_4

*0_6/S

C504
0.1U/10V_4

+3V_VCCAUBG

M26

+1.05V

*0_6/S

+1.05V_PCH_VCCDPLL_EXP
R309

+1.05V
+1.05V

C498

AN19

VCCIO[28]

+1.05V_VCCAPLL_EXP
L54

BJ22

VCCAPLLEXP

C800
*10U/6.3V_6

+1.05V

AN16

VCCIO[15]

AN17

VCCIO[16]

AN21

VCCIO[17]

AN26

N20

VCCIO[18]

AN27

VCCIO[19]

VCCSUS3_3[3]

N22

VCCSUS3_3[4]

P20

VCCSUS3_3[5]

P22

119mA (15mils)
+3V_VCCPSUS

R320

*0_6/S

C520
1U/6.3V_4

+3VS5

C521
1U/6.3V_4

AP21

VCCIO[20]

C499
1U/6.3V_4

VCC3_3[1]

AA16

266mA (20mils)

VCC3_3[8]

W16

+3V_VCCPCORE

VCC3_3[4]

T34

R267

+3V

*0_6/S

C503
10U/6.3VS_6

+3V

C483
0.1U/10V_4

AJ2

+3V_VCC_EXP

+3V

VCCIO[12]

AH13

VCCIO[13]

AH14

+V1.05S_SATA3

R287

*0_8/S

VCCIO[21]

AP24

VCCIO[22]

AP26

VCCIO[23]

+1.5V
+1.05V

*0_8/S

R598
R599

*0_6

+1.05V

*0_8

R556
L53
*10uH/100mA_8

+VCCAFDI_VRM

VCCVRM[1]

AF11

VCCIO[2]

AC16

VCCIO[3]

AC17

VCCIO[4]

AD17

C788
*10U/6.3V_6
+1.05V_VCCIO1

R281

+1.05V_VTT

*0_6/S

R504

AM38

VCCTX_LVDS[3]

AP36

VCCTX_LVDS[4]

AP37

1mA (10mils)

VCC3_3[6]

V33

VCC3_3[7]

V34

+3V

60mA (10mils)
+VCC_TX_LVDS
+1.8V
L59
0.1uH/250mA_8
C828

22U/6.3VS_8

C527

0.01U/25V_4

C525

0.01U/25V_4

R608

*0_6/S

+3V
C853
0.1U/10V_4

AT16

VCCDMI[1]

AT20

VCCCLKDMI

AB36

42mA (10mils)

+VCCAFDI_VRM

+1.05V_VTT

+1.1V_VCC_DMI

+1.05V

R501
R503

*0_4
0_4

+1.1V_VCC_DMI_CCI

C495
1U/6.3V_4

VCCIO[26]

VCCDFTERM[1]

AG16

BH29

VCC3_3[3]

VCCDFTERM[2]

AG17

R282

VCCDFTERM[3]

AJ16

C492
0.1U/10V_4

AP16

VCCVRM[2]

VCCDFTERM[4]

AJ17

BG6

VccAFDIPLL

C833
1U/6.3V_4

C837
*10U/6.3V_6

190 mA (15mils)

VCCIO[27]

*0_8/S

R520

+1.05V

VCCTX_LVDS[2]

*0_6

AN34

+1.05V_VCCDPLL_FDI

+1.05V

AM37

0.01U/25V_4

R597

VCCIO[25]

AU20
+V1.1LAN_VCCAPLL

VCCTX_LVDS[1]

0.1U/10V_4

C823

VCCIO[24]

AP17

AK1

VSSALVDS

AK37

10U/6.3VS_6

C819

AT24

+VCCAFDI_VRM

R545

VCCALVDS

AK36

C827

AN33

+1.05V_VCCAPLL_FDI
+1.05V

U47

VCCVRM[3]

C807
0.1U/10V_4

*0_6/S

VSSADAC

+3V_VCC_GIO

+VCCAFDI_VRM

(Mobile 1.5V) 160mA (15mils)

C484
1U/6.3V_4

AF14

C509
1U/6.3V_4

+3V

C789
0.1U/10V_4

AF13

C508
1U/6.3V_4

AP23

VCCADAC

+VCCALVDS

*1U/6.3V_4

+5V_PCH_VCC5REF

P34

VCCCORE[1]
VCCCORE[2]
VCCCORE[3]
VCCCORE[4]
VCCCORE[5]
VCCCORE[6]
VCCCORE[7]
VCCCORE[8]
VCCCORE[9]
VCCCORE[10]
VCCCORE[11]
VCCCORE[12]
VCCCORE[13]
VCCCORE[14]
VCCCORE[15]
VCCCORE[16]
VCCCORE[17]

*0_6/S

*1uH/25mA_6

VCCSUS3_3[2]

VCCAPLLSATA

VCCSSC
DCPSST

T17
V19

DCPSUS[1]
DCPSUS[2]

C786
0.1U/10V_4

C804
0.1U/10V_4

C497
10U/6.3VS_6

V5REF_SUS

VCC3_3[2]

VCCIO[7]
VCCDIFFCLKN[1]
VCCDIFFCLKN[2]
VCCDIFFCLKN[3]

V16

A22
C805
1U/6.3V_4

C501
0.1U/10V_4

R568

VCCDMI[2]

+VCCP_NAND

+1.8V
*0_8/S

20mA (10mils)
+3V_VCCME_SPI
VCCSPI

+3V

R502

V1

*0_6/S

C783
1U/6.3V_4

CPT_PPT_Rev_0p5

0_4

*0_4

+1.05V

V_PROC_IO

VCCRTC
CPT_PPT_Rev_0p5

C493
1U/6.3V_4

+1.05V_VCCEPW
VCCASW[22]

+VTT_VCCPCPU

+3V_RTC

VCCRTC<1mA
(10mils)

V24

+3V_VCCPUSB

1.01A (60mils)

BJ8

V_PROC_IO=1mA
(10mils)

C500
1U/6.3V_4

+3V_LDO

U48

AG33

95mA (10mils)

C494
*1U/6.3V_4
R523
R519

VCCSUS3_3[10]

VCCIO[6]

+1.05V_VCCA_B_DPL

55mA (10mils)

+1.05V
+1.05V_VTT

VCCASW[20]

65mA (10mils)

+VCCDIFFCLK
+VCCDIFFCLKN

C816
1U/6.3V_4

+1.05V

VCCASW[19]

8mA (10mils)

AA23
AC23
AD21
AD23
AF21
AF23
AG21
AG23
AG24
AG26
AG27
AG29
AJ23
AJ26
AJ27
AJ29
AJ31

*0_6/S

C790
0.1U/10V_4

+1.05V_VCCA_A_DPL

*0_6/S

R319

VCCASW[18]

W33

160mA (20mils)
C817
1U/6.3V_4

+1.05V

V23

C506
1U/6.3V_4

+3VS5

VCCASW[17]

SATA

R592

VCCSUS3_3[9]

VCCIO[5]

C792
1U/6.3V_4

+1.05V

VCCASW[16]

W31
*0_6/S

VCCSUS3_3[8]

T24

119mA (20mils)

POWER

U32G

2.925 A (140mils)

+1.05V

65mA (10mils)

L57
10uH/100MA_8

T21

+1.05V_VCCA_A_DPL

C818
C839

MISC

R527

VCCSUS3_3[7]

T23

V5REF

VCCASW[23]

V21

VCCASW[21]

T19

VCCSUSHDA

HDA

+1.05V

T29

VCCIO[34]

CPU

+1.05V

VCCIO[33]

VCCIO[14]

USB

L55

T27

VCCAPLLDMI2

PCI/GPIO/LPC

BH23

+VCCAPLL_CPY_PCH

RTC

+1.05V

P28

VCCIO[32]

*HCB1608KF-181T15/1.5A_6

+1.05V_PCH_VCC

VCC3_3[5]

Clock and Miscellaneous

VCCIO[31]

C815
1U/6.3V_4

10

L61

1.3 A (60mils)
+1.05V

CRT

V12

P26

+1.05V
*0_8/S

LVDS

VCCDSW3_3

PCH_VCCDSW

3mA (10mils)

C487
C496
0.1U/10V_4

VCCIO[30]

R588

HVCMOS

T16

N26

DMI

+VCCPDSW

+1.05V_VCCUSBCORE
VCCIO[29]

DFT / SPI

*0_4/S

POWER

VCCACLK

VCC CORE

R315

+3VS5

AD49

VCCIO

U32J
+VCCACLK

+3V

+VCCA_DAC_1_2

COUGAR POINT/Panther Point (POWER)

FDI

*0_8

L56
10uH/100MA_8

+V3.3A_1.5A_HDA_IO

+1.05V_VCCA_B_DPL

D12

*220U/2.5V_3528

C811
C812

C806
0.1U/10V_4

R326

V5REF= 1mA

R569

*0_4

+1.5VSUS

R570

*0_4/S

+3VS5

+3V

C808
*1U/6.3V_4

*0_6

+3V_SUS_CLKF33

R606

1/F_4

+3V_SUS_CLKF33_R

+5V
+3V

1U/6.3V_4
*220U/2.5V_3528

+5V_PCH_VCC5REFSUS

R328

C846

1U/6.3V_4

C841

10U/6.3VS_6

10_4

D13
C515
0.1U/10V_4

VCC5REFSUS=1mA

20mA (10mils)
R603

10_4
RB500V-40

C514
1U/6.3V_4

8mA (10mils)

10mA (10mils)

P32

+5V_PCH_VCC5REF
1U/6.3V_4
+

R589

+1.05V

+5VS5

RB500V-40

+3VS5

L62
10uH/100mA_8

20mA (10mils)

R601
R602
+1.05V

+1.05V
<6,7,8,36>
+3V_RTC <6,7>
+1.5V
<4,12,33>
+3VS5
<2,6,7,8,9,23,33,35,38,39,42,43>
+3V
<2,6,7,8,9,12,13,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>
+5VS5
<28,35,36,37,38,39,40,41,42>
+5V
<7,18,24,25,27,31,32,33,39>
+1.5VSUS <2,4,12,13,37,43>
+1.8V
<4,7,38,43>

R232
F3_2X1_65-2_8
1

+1.1V_VCC_DMI_CCI

*0_4/S

If have power noise issue then stuff it.


+5V

L60
*10uH/100mA_8

+3V_LDO
U33
G910T21U
3

+1.05V_VTT

Vin

C838
1U/6.3V_4

Vout

+VCC_DMI_CCI
*1/F_4

GND

+1.05V

RC1206-R020

Reserve for DB only, after DB change to short pad

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Rev
1A

PCH 5/6 (POWER)

Date: Wednesday, August 31, 2011


1

Sheet

10

of

43

Cougar Point/Panther Point (GND)

11

Cougar Point/Panther Point (GND)

U32I

AY4
AY42
AY46
AY8
B11
B15
B19
B23
B27
B31
B35
B39
B7
F45
BB12
BB16
BB20
BB22
BB24
BB28
BB30
BB38
BB4
BB46
BC14
BC18
BC2
BC22
BC26
BC32
BC34
BC36
BC40
BC42
BC48
BD46
BD5
BE22
BE26
BE40
BF10
BF12
BF16
BF20
BF22
BF24
BF26
BF28
BD3
BF30
BF38
BF40
BF8
BG17
BG21
BG33
BG44
BG8
BH11
BH15
BH17
BH19
H10
BH27
BH31
BH33
BH35
BH39
BH43
BH7
D3
D12
D16
D18
D22
D24
D26
D30
D32
D34
D38
D42
D8
E18
E26
G18
G20
G26
G28
G36
G48
H12
H18
H22
H24
H26
H30
H32
H34
F3

VSS[159]
VSS[160]
VSS[161]
VSS[162]
VSS[163]
VSS[164]
VSS[165]
VSS[166]
VSS[167]
VSS[168]
VSS[169]
VSS[170]
VSS[171]
VSS[172]
VSS[173]
VSS[174]
VSS[175]
VSS[176]
VSS[177]
VSS[178]
VSS[179]
VSS[180]
VSS[181]
VSS[182]
VSS[183]
VSS[184]
VSS[185]
VSS[186]
VSS[187]
VSS[188]
VSS[189]
VSS[190]
VSS[191]
VSS[192]
VSS[193]
VSS[194]
VSS[195]
VSS[196]
VSS[197]
VSS[198]
VSS[199]
VSS[200]
VSS[201]
VSS[202]
VSS[203]
VSS[204]
VSS[205]
VSS[206]
VSS[207]
VSS[208]
VSS[209]
VSS[210]
VSS[211]
VSS[212]
VSS[213]
VSS[214]
VSS[215]
VSS[216]
VSS[217]
VSS[218]
VSS[219]
VSS[220]
VSS[221]
VSS[222]
VSS[223]
VSS[224]
VSS[225]
VSS[226]
VSS[227]
VSS[228]
VSS[229]
VSS[230]
VSS[231]
VSS[232]
VSS[233]
VSS[234]
VSS[235]
VSS[236]
VSS[237]
VSS[238]
VSS[239]
VSS[240]
VSS[241]
VSS[242]
VSS[243]
VSS[244]
VSS[245]
VSS[246]
VSS[247]
VSS[248]
VSS[249]
VSS[250]
VSS[251]
VSS[252]
VSS[253]
VSS[254]
VSS[255]
VSS[256]
VSS[257]
VSS[258]

VSS[259]
VSS[260]
VSS[261]
VSS[262]
VSS[263]
VSS[264]
VSS[265]
VSS[266]
VSS[267]
VSS[268]
VSS[269]
VSS[270]
VSS[271]
VSS[272]
VSS[273]
VSS[274]
VSS[275]
VSS[276]
VSS[277]
VSS[278]
VSS[279]
VSS[280]
VSS[281]
VSS[282]
VSS[283]
VSS[284]
VSS[285]
VSS[286]
VSS[287]
VSS[288]
VSS[289]
VSS[290]
VSS[291]
VSS[292]
VSS[293]
VSS[294]
VSS[295]
VSS[296]
VSS[297]
VSS[298]
VSS[299]
VSS[300]
VSS[301]
VSS[302]
VSS[303]
VSS[304]
VSS[305]
VSS[306]
VSS[307]
VSS[308]
VSS[309]
VSS[310]
VSS[311]
VSS[312]
VSS[313]
VSS[314]
VSS[315]
VSS[316]
VSS[317]
VSS[318]
VSS[319]
VSS[320]
VSS[321]
VSS[322]
VSS[323]
VSS[324]
VSS[325]
VSS[328]
VSS[329]
VSS[330]
VSS[331]
VSS[333]
VSS[334]
VSS[335]
VSS[337]
VSS[338]
VSS[340]
VSS[342]
VSS[343]
VSS[344]
VSS[345]
VSS[346]
VSS[347]
VSS[348]
VSS[349]
VSS[350]
VSS[351]
VSS[352]

H46
K18
K26
K39
K46
K7
L18
L2
L20
L26
L28
L36
L48
M12
P16
M18
M22
M24
M30
M32
M34
M38
M4
M42
M46
M8
N18
P30
N47
P11
P18
T33
P40
P43
P47
P7
R2
R48
T12
T31
T37
T4
W 34
T46
T47
T8
V11
V17
V26
V27
V29
V31
V36
V39
V43
V7
W 17
W 19
W2
W 27
W 48
Y12
Y38
Y4
Y42
Y46
Y8
BG29
N24
AJ3
AD47
B43
BE10
BG41
G14
H16
T36
BG22
BG24
C22
AP13
M14
AP3
AP1
BE16
BC16
BG28
BJ28

U32H

H5
AA17
AA2
AA3
AA33
AA34
AB11
AB14
AB39
AB4
AB43
AB5
AB7
AC19
AC2
AC21
AC24
AC33
AC34
AC48
AD10
AD11
AD12
AD13
AD19
AD24
AD26
AD27
AD33
AD34
AD36
AD37
AD38
AD39
AD4
AD40
AD42
AD43
AD45
AD46
AD8
AE2
AE3
AF10
AF12
AD14
AD16
AF16
AF19
AF24
AF26
AF27
AF29
AF31
AF38
AF4
AF42
AF46
AF5
AF7
AF8
AG19
AG2
AG31
AG48
AH11
AH3
AH36
AH39
AH40
AH42
AH46
AH7
AJ19
AJ21
AJ24
AJ33
AJ34
AK12
AK3

VSS[0]
VSS[1]
VSS[2]
VSS[3]
VSS[4]
VSS[5]
VSS[6]
VSS[7]
VSS[8]
VSS[9]
VSS[10]
VSS[11]
VSS[12]
VSS[13]
VSS[14]
VSS[15]
VSS[16]
VSS[17]
VSS[18]
VSS[19]
VSS[20]
VSS[21]
VSS[22]
VSS[23]
VSS[24]
VSS[25]
VSS[26]
VSS[27]
VSS[28]
VSS[29]
VSS[30]
VSS[31]
VSS[32]
VSS[33]
VSS[34]
VSS[35]
VSS[36]
VSS[37]
VSS[38]
VSS[39]
VSS[40]
VSS[41]
VSS[42]
VSS[43]
VSS[44]
VSS[45]
VSS[46]
VSS[47]
VSS[48]
VSS[49]
VSS[50]
VSS[51]
VSS[52]
VSS[53]
VSS[54]
VSS[55]
VSS[56]
VSS[57]
VSS[58]
VSS[59]
VSS[60]
VSS[61]
VSS[62]
VSS[63]
VSS[64]
VSS[65]
VSS[66]
VSS[67]
VSS[68]
VSS[69]
VSS[70]
VSS[71]
VSS[72]
VSS[73]
VSS[74]
VSS[75]
VSS[76]
VSS[77]
VSS[78]
VSS[79]

VSS[80]
VSS[81]
VSS[82]
VSS[83]
VSS[84]
VSS[85]
VSS[86]
VSS[87]
VSS[88]
VSS[89]
VSS[90]
VSS[91]
VSS[92]
VSS[93]
VSS[94]
VSS[95]
VSS[96]
VSS[97]
VSS[98]
VSS[99]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]

AK38
AK4
AK42
AK46
AK8
AL16
AL17
AL19
AL2
AL21
AL23
AL26
AL27
AL31
AL33
AL34
AL48
AM11
AM14
AM36
AM39
AM43
AM45
AM46
AM7
AN2
AN29
AN3
AN31
AP12
AP19
AP28
AP30
AP32
AP38
AP4
AP42
AP46
AP8
AR2
AR48
AT11
AT13
AT18
AT22
AT26
AT28
AT30
AT32
AT34
AT39
AT42
AT46
AT7
AU24
AU30
AV16
AV20
AV24
AV30
AV38
AV4
AV43
AV8
AW 14
AW 18
AW 2
AW 22
AW 26
AW 28
AW 32
AW 34
AW 36
AW 40
AW 48
AV11
AY12
AY22
AY28

CPT_PPT_Rev_0p5

PROJECT : R33
Quanta Computer Inc.

CPT_PPT_Rev_0p5

NB5

Size
Custom

Document Number

Date: Wednesday, August 31, 2011


5

Rev
1A

PCH 6/6 (GND)


1

Sheet

11

of

43

R199
R198

10K_4
10K_4

<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>

M_A_BS#0
M_A_BS#1
M_A_BS#2
M_A_CS#0
M_A_CS#1
M_A_CLKP0
M_A_CLKN0
M_A_CLKP1
M_A_CLKN1
M_A_CKE0
M_A_CKE1
M_A_CAS#
M_A_RAS#
M_A_WE#

<8,13> SMB_RUN_CLK
<8,13> SMB_RUN_DAT

98
97
96
95
92
91
90
86
89
85
107
84
83
119
80
78

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC#
A13
A14
A15

DIMM0_SA0
DIMM0_SA1
SMB_RUN_CLK
SMB_RUN_DAT

109
108
79
114
121
101
103
102
104
73
74
115
110
113
197
201
202
200

BA0
BA1
BA2
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
W E#
SA0
SA1
SCL
SDA

116
120

ODT0
ODT1

11
28
46
63
136
153
170
187

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7

12
29
47
64
137
154
171
188
10
27
45
62
135
152
169
186

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS#0
DQS#1
DQS#2
DQS#3
DQS#4
DQS#5
DQS#6
DQS#7

<3> M_A_ODT0
<3> M_A_ODT1
M_A_DM1
C

M_A_DM2

<3> M_A_DQSP[7:0]

<3> M_A_DQSN[7:0]

M_A_DQSP0
M_A_DQSP1
M_A_DQSP2
M_A_DQSP3
M_A_DQSP4
M_A_DQSP5
M_A_DQSP6
M_A_DQSP7
M_A_DQSN0
M_A_DQSN1
M_A_DQSN2
M_A_DQSN3
M_A_DQSN4
M_A_DQSN5
M_A_DQSN6
M_A_DQSN7

M_A_DQ[63:0] <3>

JDIM5A
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_A15

PC2100 DDR3 SDRAM SO-DIMM


(204P)

<3> M_A_A[15:0]

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194

M_A_DQ4
M_A_DQ5
M_A_DQ7
M_A_DQ6
M_A_DQ1
M_A_DQ0
M_A_DQ3
M_A_DQ2
M_A_DQ9
M_A_DQ8
M_A_DQ15
M_A_DQ10
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ11
M_A_DQ21
M_A_DQ16
M_A_DQ19
M_A_DQ18
M_A_DQ20
M_A_DQ17
M_A_DQ23
M_A_DQ22
M_A_DQ25
M_A_DQ24
M_A_DQ30
M_A_DQ26
M_A_DQ28
M_A_DQ29
M_A_DQ31
M_A_DQ27
M_A_DQ36
M_A_DQ37
M_A_DQ34
M_A_DQ38
M_A_DQ32
M_A_DQ33
M_A_DQ35
M_A_DQ39
M_A_DQ41
M_A_DQ45
M_A_DQ47
M_A_DQ46
M_A_DQ40
M_A_DQ44
M_A_DQ42
M_A_DQ43
M_A_DQ49
M_A_DQ48
M_A_DQ54
M_A_DQ55
M_A_DQ53
M_A_DQ52
M_A_DQ50
M_A_DQ51
M_A_DQ61
M_A_DQ60
M_A_DQ62
M_A_DQ63
M_A_DQ56
M_A_DQ57
M_A_DQ59
M_A_DQ58

2.48A

JDIM5B

75
76
81
82
87
88
93
94
99
100
105
106
111
112
117
118
123
124

VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18

199

VDDSPD

77
122
125

NC1
NC2
NCTEST

PM_EXTTS#0

198
30

EVENT#
RESET#

+SMDDR_VREF_DQ0
+SMDDR_VREF_DIMM

1
126

VREF_DQ
VREF_CA

+3V

+3V
<13> PM_EXTTS#0
<2,13> DDR3_DRAMRST#

<4> SMDDR_VREF_DQ0_M3

SMDDR_VREF_DQ0_M1 R45

*0_6/S

SMDDR_VREF_DQ0_M3 R46

*0_6

R169

10K_4

2
3
8
9
13
14
19
20
25
26
31
32
37
38
43

Reseve for RF

+1.5VSUS

+1.5V

C237

*2.2U/6.3V_6

C96

*2.2U/6.3V_6

C61

*2.2U/6.3V_6

C60

*2.2U/6.3V_6

12

+1.5VSUS

VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15

PC2100 DDR3 SDRAM SO-DIMM


(204P)

VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52

44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196

VTT1
VTT2

203
204

GND
GND

205
206

+0.75V_DDR_VTT

DDR3-DIMM0_H=5.2_RVS
DDR-78279-001-RVS-204P
DGMK4000271
IC SOCKET DDRIII SO-DIMM(204P,H5.2,RVS)

+1.5V
<4,10,33>
+0.75V_DDR_VTT <13,37,39>
+1.5VSUS <2,4,10,13,37,43>
+3VPCU <7,23,30,31,34,35>
+3V
<2,6,7,8,9,10,13,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>

DDR3-DIMM0_H=5.2_RVS
DDR-78279-001-RVS-204P
DGMK4000271
IC SOCKET DDRIII SO-DIMM(204P,H5.2,RVS)
B

+1.5VSUS

Place these Caps near So-Dimm0.


+1.5VSUS

del M2 solution

C178

1U/6.3V_4

C410

1U/6.3V_4

C256

1U/6.3V_4

C738

1U/6.3V_4

C246

1U/6.3V_4

C390

1U/6.3V_4

C213

1U/6.3V_4

C397

1U/6.3V_4

C269

10U/6.3VS_6

C734

10U/6.3V_6

C653

10U/6.3VS_6

C388

*10U/6.3V_6

C621

10U/6.3VS_6

C631

10U/6.3VS_6

C642

10U/6.3VS_6

C656

10U/6.3VS_6

C140

*10U/6.3V_6

C133

10U/6.3V_8

C252

10U/6.3V_8

VREF DQ0 M1 Solution


DDR_VTTREF

+0.75V_DDR_VTT

R37

*0_6
R33
1K/F_4

SMDDR_VREF_DQ0_M3

SMDDR_VREF_DQ0_M1
+1.5VSUS

VREF DQ0 M2 Solution

Q7
AO3416

R39
1K/F_4
R143
1K/F_4

<2,8,13> DRAMRST_CNTRL_PCH

+SMDDR_VREF_DIMM

R164

<4,13,37> DDR_VTTREF

C306

0.1U/10V_4

C297

2.2U/6.3V_6

+SMDDR_VREF_DIMM

*0_6

R156
1K/F_4

C49

0.1U/10V_4

C48

2.2U/6.3V_6

C367

0.1U/10V_4

C377

2.2U/6.3V_6

PROJECT : R33
Quanta Computer Inc.

+3V

4/27: layout modify

NB5

Size
Custom

Document Number

Rev
1A

DDR3 DIMM0-RVS (5.2H)

Date: Wednesday, August 31, 2011


5

C268
470P/50V_4

+SMDDR_VREF_DQ0

Sheet

12

of

43

DIMM1_SA0
DIMM1_SA1

<8,12> SMB_RUN_CLK
<8,12> SMB_RUN_DAT
<3>
<3>

M_B_ODT0
M_B_ODT1

M_B_DM1

M_B_DM2

<3> M_B_DQSP[7:0]

<3> M_B_DQSN[7:0]

M_B_DQSP0
M_B_DQSP1
M_B_DQSP2
M_B_DQSP3
M_B_DQSP4
M_B_DQSP5
M_B_DQSP6
M_B_DQSP7
M_B_DQSN0
M_B_DQSN1
M_B_DQSN2
M_B_DQSN3
M_B_DQSN4
M_B_DQSN5
M_B_DQSN6
M_B_DQSN7

109
108
79
114
121
101
103
102
104
73
74
115
110
113
197
201
202
200

BA0
BA1
BA2
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
W E#
SA0
SA1
SCL
SDA

116
120

ODT0
ODT1

11
28
46
63
136
153
170
187

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7

12
29
47
64
137
154
171
188
10
27
45
62
135
152
169
186

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS#0
DQS#1
DQS#2
DQS#3
DQS#4
DQS#5
DQS#6
DQS#7

5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194

DDR3-DIMM1_H=9.2_RVS
DDR-AS0A626-UARN-7F-204P
DGMK4000272
IC SOCKET DDRIII SO-DIMM(204P,H9.2,RVS)

M_B_DQ5
M_B_DQ4
M_B_DQ3
M_B_DQ2
M_B_DQ0
M_B_DQ1
M_B_DQ6
M_B_DQ7
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ10
M_B_DQ8
M_B_DQ9
M_B_DQ11
M_B_DQ15
M_B_DQ20
M_B_DQ21
M_B_DQ18
M_B_DQ22
M_B_DQ17
M_B_DQ16
M_B_DQ19
M_B_DQ23
M_B_DQ25
M_B_DQ29
M_B_DQ27
M_B_DQ26
M_B_DQ28
M_B_DQ24
M_B_DQ31
M_B_DQ30
M_B_DQ36
M_B_DQ37
M_B_DQ35
M_B_DQ34
M_B_DQ33
M_B_DQ32
M_B_DQ39
M_B_DQ38
M_B_DQ44
M_B_DQ40
M_B_DQ42
M_B_DQ43
M_B_DQ45
M_B_DQ41
M_B_DQ46
M_B_DQ47
M_B_DQ49
M_B_DQ48
M_B_DQ54
M_B_DQ55
M_B_DQ52
M_B_DQ53
M_B_DQ50
M_B_DQ51
M_B_DQ61
M_B_DQ56
M_B_DQ62
M_B_DQ63
M_B_DQ57
M_B_DQ60
M_B_DQ59
M_B_DQ58

JDIM6B

2.48A

75
76
81
82
87
88
93
94
99
100
105
106
111
112
117
118
123
124

VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18

+3V

199

VDDSPD

77
122
125

NC1
NC2
NCTEST

PM_EXTTS#0

198
30

EVENT#
RESET#

+SMDDR_VREF_DQ1

1
126

VREF_DQ
VREF_CA

<2,12> DDR3_DRAMRST#

<4> SMDDR_VREF_DQ1_M3

SMDDR_VREF_DQ1_M1 R398

*0_6/S

SMDDR_VREF_DQ1_M3 R387

*0_6

+SMDDR_VREF_DIMM1

2
3
8
9
13
14
19
20
25
26
31
32
37
38
43

+1.5VSUS

R144
1K/F_4
R159

<4,12,37> DDR_VTTREF

+SMDDR_VREF_DIMM1

*0_6

R145
1K/F_4

VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15

C290
470P/50V_4

44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196

VTT1
VTT2

203
204

GND
GND

205
206

+0.75V_DDR_VTT

DDR3 Thermal Sensor


U15
<8,30,33> MBCLK2
<8,30,33> MBDATA2
+0.75V_DDR_VTT <12,37,39>
+1.5VSUS <2,4,10,12,37,43>
+3VPCU <7,23,30,31,34,35>
+3V
<2,6,7,8,9,10,12,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>

<12> PM_EXTTS#0

+0.75V_DDR_VTT

+1.5VSUS

C379

MBCLK2

SCLK

VCC

MBDATA2

SDA

DXP

PM_EXTTS#0

ALERT#

DXN

PM_EXTTS#0_EC

OVERT#

GND

*0.01U/25V_4
+3V
DDR_THERMDA

C368
*2200P/50V_4

R182

*10K_4

+1.5VSUS

VREF DQ1 M1 Solution

R407
1K/F_4

+SMDDR_VREF_DIMM1

C208

1U/6.3V_4

C394

1U/6.3V_4

C300

0.1U/10V_4

C129

1U/6.3V_4

C398

1U/6.3V_4

C318

2.2U/6.3V_6

C181

1U/6.3V_4

C399

1U/6.3V_4

C171

1U/6.3V_4

C405

1U/6.3V_4

C159

10U/6.3VS_6

C389

10U/6.3V_6

C585

0.1U/10V_4

C154

10U/6.3VS_6

C396

*10U/6.3V_6

C584

2.2U/6.3V_6

C647

10U/6.3VS_6

C149

10U/6.3VS_6

C211

10U/6.3VS_6

C385

0.1U/10V_4

C221

10U/6.3VS_6

C386

2.2U/6.3V_6

C198

*10U/6.3V_6

C103

10U/6.3V_8

C228

10U/6.3V_8

R415

<4,12,37> DDR_VTTREF

SMDDR_VREF_DQ1_M1

*0_6

R406
1K/F_4

+SMDDR_VREF_DQ1
SMDDR_VREF_DQ1_M3

+3V

3
Q31
AO3416
A

<2,8,12> DRAMRST_CNTRL_PCH

PROJECT : R33
Quanta Computer Inc.
Size
Custom

Document Number

Rev
1A

DDR3 DIMM1-RVS (9.2H)

Date: Wednesday, August 31, 2011


4

*LM95245CIMM

NB5
5

Q19
*MMBT3904-7-F

DDR_THERMDC

Place these Caps near So-Dimm1.

VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52

DDR3-DIMM1_H=9.2_RVS
DDR-AS0A626-UARN-7F-204P
DGMK4000272
IC SOCKET DDRIII SO-DIMM(204P,H9.2,RVS)

+3V

del M2 solution

13

+1.5VSUS

10K_4
10K_4

M_B_BS#0
M_B_BS#1
M_B_BS#2
M_B_CS#0
M_B_CS#1
M_B_CLKP0
M_B_CLKN0
M_B_CLKP1
M_B_CLKN1
M_B_CKE0
M_B_CKE1
M_B_CAS#
M_B_RAS#
M_B_WE#

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

+3V

R213
R207

<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>
<3>

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC#
A13
A14
A15

98
97
96
95
92
91
90
86
89
85
107
84
83
119
80
78

M_B_DQ[63:0] <3>

JDIM6A
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
M_B_A15

PC2100 DDR3 SDRAM SO-DIMM


(204P)

<3> M_B_A[15:0]

PC2100 DDR3 SDRAM SO-DIMM


(204P)

Sheet

13

of

43

14

U23A

PART 1 0F 9

<2> PEG_TX0
<2> PEG_TX#0

AA38
Y37

PCIE_RX0P

PCIE_TX0P

PCIE_RX0N

PCIE_TX0N

<2> PEG_TX1
<2> PEG_TX#1

Y35
W 36

PCIE_RX1P

PCIE_TX1P

PCIE_RX1N

PCIE_TX1N

<2> PEG_TX2
<2> PEG_TX#2

W 38
V37

PCIE_RX2P

PCIE_TX2P

PCIE_RX2N

PCIE_TX2N

<2> PEG_TX3
<2> PEG_TX#3

V35
U36

PCIE_RX3P

PCIE_TX3P

PCIE_RX3N

PCIE_TX3N

<2> PEG_TX4
<2> PEG_TX#4

U38
T37

PCIE_RX4P

PCIE_TX4P

PCIE_RX4N

PCIE_TX4N

<2> PEG_TX5
<2> PEG_TX#5

T35
R36

PCIE_RX5P

PCIE_TX5P

PCIE_RX5N

PCIE_TX5N

<2> PEG_TX6
<2> PEG_TX#6

R38
P37

PCIE_RX6P

PCIE_TX6P

PCIE_RX6N

PCIE_TX6N

<2> PEG_TX7
<2> PEG_TX#7

P35
N36

PCIE_RX7P

PCIE_TX7P

PCIE_RX7N

PCIE_TX7N

N38
M37

PCIE_RX8P

PCIE_TX8P

PCIE_RX8N

PCIE_TX8N

M35
L36

PCIE_RX9P

L38
K37

PCIE_RX10P

K35
J36

PCIE_RX11P

PCIE_TX11P

PCIE_RX11N

PCIE_TX11N

J38
H37

PCIE_RX12P

PCIE_TX12P

PCIE_RX12N

PCIE_TX12N

H35
G36

PCIE_RX13P

PCIE_TX13P

PCIE_RX13N

PCIE_TX13N

G38
F37

PCIE_RX14P

PCIE_TX14P

PCIE_RX14N

PCIE_TX14N

F35
E37

PCIE_RX15P

PCIE_TX15P

PCIE_RX15N

PCIE_TX15N

Y33
Y32

C_PEG_RXP0
C_PEG_RXN0

C702
C704

0.1U/10V_4
0.1U/10V_4

W 33
W 32

C_PEG_RXP1
C_PEG_RXN1

C711
C713

0.1U/10V_4
0.1U/10V_4

U33
U32

C_PEG_RXP2
C_PEG_RXN2

C705
C709

0.1U/10V_4
0.1U/10V_4

U30
U29

C_PEG_RXP3
C_PEG_RXN3

C697
C700

0.1U/10V_4
0.1U/10V_4

T33
T32

C_PEG_RXP4
C_PEG_RXN4

C715
C718

0.1U/10V_4
0.1U/10V_4

T30
T29

C_PEG_RXP5
C_PEG_RXN5

C693
C696

0.1U/10V_4
0.1U/10V_4

P33
P32

C_PEG_RXP6
C_PEG_RXN6

C683
C688

0.1U/10V_4
0.1U/10V_4

P30
P29

C_PEG_RXP7
C_PEG_RXN7

C689
C692

0.1U/10V_4
0.1U/10V_4

PEG_RX0 <2>
PEG_RX#0 <2>
D

PCI EXPRESS INTERFACE

PCIE_RX9N

PCIE_RX10N

PCIE_TX9P
PCIE_TX9N

PCIE_TX10P
PCIE_TX10N

PEG_RX1 <2>
PEG_RX#1 <2>
PEG_RX2 <2>
PEG_RX#2 <2>
PEG_RX3 <2>
PEG_RX#3 <2>
PEG_RX4 <2>
PEG_RX#4 <2>
PEG_RX5 <2>
PEG_RX#5 <2>
PEG_RX6 <2>
PEG_RX#6 <2>
PEG_RX7 <2>
PEG_RX#7 <2>

N33
N32

N30
N29
L33
L32
L30
L29
K33
K32
J33
J32
K30
K29

Chelsea Only
Do not install For Thames
B

H33
H32
R142

Ra

*1.69K/F_4

+1.0V_VGA

CLOCK

<8> CLK_PCIE_VGA
<8> CLK_PCIE_VGA#

CLK_PCIE_VGA
CLK_PCIE_VGA#

AB35
AA36

PCIE_REFCLKP
PCIE_REFCLKN

Do not install for Chelsea


Install for Thames ONLY

CALIBRATION

R117

1K/F_4

AH16

TEST_PG

PCIE_CALR_TX

Y30

PCIE_CALRP

R147

PCIE_CALR_RX

Y29 PCIE_CALRN

R150

Rb

1.27K/F_4

2K/F_4

+1.0V_VGA

Rc

Install 2k for Thames


PEGX_RST#

AA30

PERSTB

Chelsea

THAMES_M2_XT

+3V

1.69K

Rb

n/a

Rc

1K

n/a
1.27K
2K

U11
MC74VHC1G08DFT2G

C267
0.1U/10V_4

Ra

Thames

<2,8,26,29,30,33>

PLTRST#
330_4

DGPU_HIN_RST#

<16,18,19,43> +1.0V_VGA

PEGX_RST#
R149

PROJECT : R33
Quanta Computer Inc.

100K_4

NB5

Size
Custom

Document Number

Rev
1A

THAMES_PCIE_Interface

Date: Wednesday, August 31, 2011


5

+1.0V_VGA

1
3

<9> DGPU_HOLD_RST#

4
R140

Sheet
1

14

of

43

MEM_ID[3:0]
0000
0001
0010
0011
0100
0101
0110
D

Vendor

Type

Hynix- D (VEGA)
Micron- G die
Samsung- G die
Hynix- B (VEGA)
Micron- D die
Samsung- C die
Hynix- B (VEGA)
Micron- D die
Samsung- C die

0111
1000
1001
1010
1011
1100
1101
1110
1111

Vendor P/N

64Mx16 *8, 900Mhz


64Mx16 *8, 900Mhz
64Mx16 *8, 900Mhz
128Mx16 *8, 900Mhz
128Mx16 *8, 900Mhz
128Mx16 *8, 900Mhz
128Mx16 *4, 900Mhz
128Mx16 *4, 900Mhz
128Mx16 *4, 900Mhz

MUTI GFX

GENLK_CLK
GENLK_VSYNC

<17> GENLK_CLK
<17> GENLK_VSYNC

PWRCNTL0

AJ21
AK21

Memory ID
10K/F_4 MEM_ID0
10K/F_4 MEM_ID1
*10K/F_4 MEM_ID2
*10K/F_4 MEM_ID3

0.9V

0.875V
+3V_DELAY

0
1

0.85V

0.75V

R104
R101

0.8V

TXCAP_DPA3P

GENLK_VSYNC

TXCAM_DPA3N

AU24
AV23

SWAPLOCKA

4.7K_4
4.7K_4

DVPCNTL_MVP_0

AT27
AR26

TX2M_DPA0N

DVPCNTL_1

AR30
AT29

TXCBP_DPB3P

DVPCNTL_2

TXCBM_DPB3N

DVPCLK
DVPDATA_0

AV31
AU30

TX3P_DPB2P

DVPDATA_1

TX3M_DPB2N

DPB

DVPDATA_2
DVPDATA_3

TX4P_DPB1P

DVPDATA_4

TX4M_DPB1N

AR32
AT31

DVPDATA_5
DVPDATA_6

TX5P_DPB0P

DVPDATA_7

TX5M_DPB0N

AT33
AU32

DVPDATA_8
DVPDATA_9

TXCCP_DPC3P

DVPDATA_10

TXCCM_DPC3N

AU14
AV13

DVPDATA_11
DVPDATA_12

TX0P_DPC2P

DVPDATA_13

TX0M_DPC2N

DVPDATA_14

DPC

DVPDATA_15

AT15
AR14
AU16
AV15

TX1P_DPC1P

DVPDATA_16

TX1M_DPC1N

DVPDATA_17
DVPDATA_18

TX2P_DPC0P

DVPDATA_19

TX2M_DPC0N

AT17
AR16

DVPDATA_20
DVPDATA_21

TXCDP_DPD3P

DVPDATA_22

TXCDM_DPD3N

AU20
AT19

DVPDATA_23

AT21
AR20

TX3P_DPD2P
TX3M_DPD2N

+3V_DELAY

DGPUT_CLK
DGPUT_DATA
R78
R92

4.7K_4
4.7K_4

AJ23
AH23

TX4M_DPD1N

SCL

R
GENERAL PURPOSE I/O

R113
R111
R112
R100

10K/F_4
10K/F_4
10K/F_4
10K/F_4

GPIO5

GPIO0
GPIO1
GPIO2

<17> GPIO0
<17> GPIO1
<17> GPIO2
R409

R91

<30> GPU_AC_BATT

DGPU_TRSTB

<17> GPIO8
<17> GPIO9

DGPU_TDI

<17> GPIO11
<17> GPIO12
<17> GPIO13

DGPU_TMS
DGPU_TCK

*0_4

TP71

TP19

<42> GFX_CORE_CNTRL0
<42> GFX_CORE_CNTRL2
TP74
TP72
+3V_DELAY
R80

*3.01K/F_4

AH20
AH18
AN16

<42> GFX_CORE_CNTRL1
<17> GPIO21
<17> GPIO22

GPIO22

AVSSN#1

GPIO_1

GPIO_2

AVSSN#2

GPIO5

AH17
AJ17
AK17
GPIO8
AJ13
GPIO9
AH15
GPIO10
AJ16
GPIO11
AK16
GPIO12
AL16
GPIO13
AM16
HDMI_HP2
AM14
GFX_CORE_CNTRL0
AM13
GFX_CORE_CNTRL2
AK14
VGA_ALERT
AG30
HPD3
AN14
TEMP_FAIL
AM17
GFX_CORE_CNTRL1
AL13
GPIO21
AJ14
GPIO22
AK13
GPIO_23_CLKREQb AN13

GPIO_5_AC_BATT
GPIO_6
GPIO_7_BLON

AVSSN#3

DAC1

GPIO_8_ROMSO

10K/F_4

TEMP_FAIL

GPIO_11

R96
R93

C139

AB34

RSET

GPIO_13

R47

*3.01K/F_4

R48

*3.01K/F_4

GFX_CORE_CNTRL2

R49

249/F_4

0.1U/10V_4

+0.6V_VREFG

GPIO_14_HPD2

AVSSQ

<18>

GPIO_16

VDD1DI

GPIO_17_THERMAL_INT

VSS1DI

AC33
AC34

*3.01K/F_4

Reserve for Power Play

GPIO_20_PWRCNTL_1

NC#1

GPIO_21

NC#2

GPIO_22_ROMCSB

NC#3

CLKREQB

NC#4

NC#7

GPIO_30

NC#8

AJ19
AK19
AJ20
AK20
AJ24
AH26
AH24

GENERICA

+VDDD1

DAC1 Analog Power


AVDD : 1.8V @ 18mA

+VDDD1
+1.8V_VGA

L25

+1.8V_AVDD_Q

BLM15BD121SN1D(120,300MA)

AC30

CEC_1

AK24

HPD1

C232
10U/6.3VS_6

GENERICC
GENERICD
GENERICE_HPD4

AF33

NC_TSVSSQ

C224
C251
1U/6.3V_4 0.1U/10V_4

DAC1 Digital Power.


VDD1DI : 1.8V @ 117mA
L24

Thames INSTALL, do not install for Chelsea


PS_0 should be tied to GND on Thames

GENERICB

R135

0_4

R122

0_4

+VDDD1

BLM15BD121SN1D(120,300MA)

C220
10U/6.3VS_6

C206
C205
1U/6.3V_4 0.1U/10V_4

GENERICF_HPD5
GENERICG_HPD6

AM34

MLPS

AD31

PS_1

VREFG

AG31

PS_2

R141

PX_EN

DEBUG

*5.1K/F_4

AD33

PS_3

DDC/AUX

TP17

TP29

TESTEN

AD28

TESTEN

AM23
AN23
AK23
AL24
AM24

JTAG_TRSTB

1K/F_4

DGPU_TRSTB
DGPU_TDI
DGPU_TCK
DGPU_TMS
DGPU_TDO

JTAG_TDI

AF29
AG29

+1.8V_TSVDD

AM19
AL19

DDC2DATA

JTAG_TMS

AUX2P

JTAG_TDO

AUX2N

AN20
AM20
AL30
AM30

DDCDATA_AUX4N

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

PCIE_VSS

GND

GPIO28

GPIO28

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

AK32

GPIO_28_FDO

AL31

TS_A

AJ32
AJ33

TSVDD

GND
GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

AL23
AL26
AL32
AL6
AL8
AM11
AM31
AM9
AN11
AN2
AN30
AN6
AN8
AP11
AP7
AP9
AR5
B11
B13
B15
B17
B19
B21
B23
B25
B27
B29
B31
B33
B7
B9
C1
C39
E35
E5
F11
F13

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND

VSS_MECH

GND

VSS_MECH

GND

VSS_MECH

A39
AW1
AW39

THAMES_M2_XT

AJ30
AJ31

DDCVGADATA

<14,16,18,19,43>

+1.0V_VGA

<16,18,19,43>

+1.8V_VGA

PROJECT : R33
Quanta Computer Inc.

+1.0V_VGA

TSVSS

THAMES_M2_XT

<17,18,42> +3V_DELAY

+1.8V_VGA
+3V_DELAY

NB5

Size
Custom

Document Number

Rev
1A

THAMES_Main & GND

Date: Wednesday, August 31, 2011


4

AK30
AK29

DDCDATA_AUX6N

DDCVGACLK

AN21
AM21

DDCCLK_AUX6P

+1.8V_TSVDD

F15
F17
F19
F21
F23
F25
F27
F29
F31
F33
F7
F9
G2
G6
H9
J2
J27
J6
J8
K14
K7
L11
L17
L2
L22
L24
L6
M17
M22
M24
N16
N18
N2
N21
N23
N26
N6
R15
R17
R2
R20
R22
R24
R27
R6
T11
T13
T16
T18
T21
T23
T26
U15
U17
U2
U20
U22
U24
U27
U6
V11
V16
V18
V21
V23
V26
W2
W6
Y15
Y17
Y20
Y22
Y24
Y27

DMINUS

DDCDATA_AUX5N

C225
0.1U/10V_4

GND

A3
A37
AA16
AA18
AA2
AA21
AA23
AA26
AA28
AA6
AB12
AB15
AB17
AB20
AB22
AB24
AB27
AC11
AC13
AC16
AC18
AC2
AC21
AC23
AC26
AC28
AC6
AD15
AD17
AD20
AD22
AD24
AD27
AD9
AE2
AE6
AF10
AF16
AF18
AF21
AG17
AG2
AG20
AG22
AG6
AG9
AH21
AJ10
AJ11
AJ2
AJ28
AJ6
AK11
AK31
AK7
AL11
AL14
AL17
AL2
AL20

AL29
AM29

DDCCLK_AUX4P

DPLUS

DDCCLK_AUX5P

1.8V(8mA TSVDD)

TP27

JTAG_TCK

<17>

PS_1,PS_2, PS_3 are NC on Thames


Do not install for Thames

AM27
AL27

AUX1N

DDC2CLK

THERMAL

L28

TP24

AM26
AN26

DDC1CLK

DDCDATA_AUX3N

1U/10V_4

+1.8V_AVDD_Q

V13
U13
AC31
AD30
AC32
AD32
AF32
AA29
AG21

DDCCLK_AUX3P

10U/6.3V_8

+1.8V_AVDD_Q

GPIO_19_CTF

AUX1P

C219

499/F_4

GPIO_18_HPD3

GPIO_29

AL21

R148

C223

<17>
<17>

BACO

TP22
PX_EN

TP23
TP18
TP16
TP21
TP20

+1.8V_VGA

GPU_HSYNC_COM
GPU_VSYNC_COM

GPIO_15_PWRCNTL_0

AG32
AG33

AH13

TP30

PBY160808T-121Y-N(120,2.5A)

R146

AD34
AE34

AVDD

DDC1DATA

GFX_CORE_CNTRL1

GPU_HSYNC_COM
GPU_VSYNC_COM

499/F_4

+3V_DELAY
GFX_CORE_CNTRL0

TP26

GPIO_12

PS_0

+1.8V_VGA

TP73

GPIO_10_ROMSCK

NC#6

GENERICC

TP75

AE36
AD35

GPIO_9_ROMSI

NC#9

R89

GND

PCIE_VSS

GND

AD39
AD37

AC36
AC38

HSYNC
VSYNC

A 3-k external pull up (3.3 V) is required if an external BIOS ROM chip is used.

<17> GENERICC

GND

PCIE_VSS

GND

AF37
AE38

NC#5

PCIE_VSS

GND

GPIO_0

*10K/F_4

GND

GND

I2C

SDA

+3V_DELAY

*10K/F_4

GND

PCIE_VSS

GND

AK26
AJ26

TP15
TP25

R416

GND

PCIE_VSS

AT23
AR22

TX5P_DPD0P
TX5M_DPD0N

*10K/F_4 GPIO_23_CLKREQb

GND

PCIE_VSS

AU22
AV21

TX4P_DPD1P

SMBus

SMBDATA

PCIE_VSS

GND

DPD

SMBCLK

R103

AB39
E39
F34
F39
G33
G34
H31
H34
H39
J31
J34
K31
K34
K39
L31
L34
M34
M39
N31
N34
P31
P34
P39
R34
T31
T34
T39
U31
U34
V34
V39
W31
W34
Y34
Y39

DVPCNTL_0

<30> DGPUT_CLK
<30> DGPUT_DATA

Access to SMBBus ans SDA/SCL is mandatory on all designs


Add test points on SMBBus and SDA/SCL for debug

PART 6 0F 9

AU26
AV25

TX2P_DPA0P

DVPCNTL_MVP_1

U23F

AT25
AR24

TX0M_DPA2N

DPA

SWAPLOCKB

TX1M_DPA1N

AR8
AU8
AP8
AW8
AR3
AR1
AU1
AU3
AW3
AP6
AW5
AU5
AR6
AW6
AU6
AT7
AV7
AN7
AV9
AT9
AR10
AW10
AU10
AP10
AV11
AT11
AR12
AW12
AU12
AP12

1.0V

GENLK_CLK

TX1P_DPA1P

V-CORE

AD29
AC29

TX0P_DPA2P

GPIO16 GPIO20 GPIO15


PWRCNTL1

15

PART 2 0F 9

R414
R412
R413
R411

PWRCNTL2

U23B

H5TQ1G63DFR-11C
MT41J64M16JT-107G:G
K4W1G1646G-BC11
H5TQ2G63BFR-11C
MT41J128M16HA-107G:D
K4W2G1646C-HC11
H5TQ2G63BFR-11C
MT41J128M16HA-107G:D
K4W2G1646C-HC11
+1.8V_VGA

Thames XT

Sheet

15

of

43

16

Memory Type
27-MHz ( 30 ppm) crystal connected to XTALIN/XTALOUT, or
27-MHz (1.8 V) oscillator connected to XTALIN.
27-MHz (3.3 V) oscillator connected to XO_IN, and
100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be
spread since internal spreading is used.)

DDR3
+1.8V_DPLL_PVDD
D

Display Phase Lock Loop Power


DPLL_PVDD : 1.8V @ 75mA

BLM18PG471SN1D/1A_6

+1.8V_DPLL_PVDD

+1.8V_VGA

GDDR5

L23
C214
C201
10U/6.3V_8

C215
0.1U/10V_4

1U/6.3V_4

U23I

PART 9 0F 9

+1.0V_DPLL_VDDC

C185
C203
10U/6.3V_8 1U/6.3V_4

1.0V(125mA DPLL_VDDC)

DPLL_VDDC : 0.935V @ 140mA

AM32

DPLL_PVDD

+1.0V_DPLL_VDDC

AN31

DPLL_VDDC

AN32

DPLL_PVSS

XTALIN

22P/50V_4
R417
10M_6

C202
0.1U/10V_4
DPLL_PVSS

C609

Y7
27MHZ
C

XTALOUT

+1.8V_MPLL_PVDD

C628

EVGA-XTALO

AU34

22P/50V_4

MPLL_PVDD : 1.8V @ 150mA

BLM18PG471SN1D/1A_6

+1.8V_MPLL_PVDD

+1.8V_VGA

EVGA-XTALI

AV33

BLM18PG471SN1D/1A_6

L22

+1.0V_VGA

L33

H7
H8

MPLL_PVDD

AM10

SPLL_PVDD

MPLL_PVDD

C402
C403
0.1U/10V_4

1U/6.3V_4

XO_IN

+1.8V_SPLL_PVDD

SPLL_PVDD : 1.8V @ 75mA


L17

+1.8V_VGA

C117
C112
10U/6.3V_8

1U/6.3V_4

SPLL_VDDC

AN10

SPLL_PVSS

AW34
R120

XO_IN2

0_4

AW35

+1.8V_SPLL_PVDD

BLM15BD121SN1D(120,300MA)

AN9

PLLS/XTAL

C404
10U/6.3V_8

C127
0.1U/10V_4

CLKTESTA

AF30
AF31

NC_XTAL_PVDD

CLKTESTB

AK10 CLKTESTA
AL10 CLKTESTB

NC_XTAL_PVSS

SPLL_VDDC : 0.935V @ 150mA


+1.0V_VGA

L19

1.0V(125mA DPLL_VDDC)

C132
C172
10U/6.3V_8 1U/6.3V_4

C136
*0.1U/10V_4

+1.0V_SPLL_VDDC

BLM18PG471SN1D/1A_6

+1.0V_VGA

<14,18,19,43> +1.0V_VGA

+1.0V_SPLL_VDDC

C161
0.1U/10V_4

THAMES_M2_XT

SPLL_PVSS

Debug only,
for clock observation,
R88
if not needed, DNI
*51.1/F_4

C162
*0.1U/10V_4

R99
*51.1/F_4

route 50ohms
single-ended/
100ohms diff and keep short

+1.8V_VGA

<15,18,19,43> +1.8V_VGA

NB5

Size
Custom

Document Number

Rev
1A

THAMES_XTAL

Date: Wednesday, August 31, 2011


5

PROJECT : R33
Quanta Computer Inc.
Sheet
1

16

of

43

17

U23G

PART 7 0F 9

AK27
AJ27

VARY_BL

LVDS CONTROL

DIGON

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESET

AK35
AL36

TXCLK_UP_DPF3P
TXCLK_UN_DPF3N

D
TXOUT_U0P_DPF2P
TXOUT_U0N_DPF2N
TXOUT_U1P_DPF1P
TXOUT_U1N_DPF1N

TXOUT_U2N_DPF0N

MLPS

GPIO PIN

DESCRIPTION OF DEFAULT SETTINGS

AH35
AJ36

MLPS_DISABLE

NA

GPIO_28_FDO

Enable MLPS, NA for Thames/Whistler/Seymour


0: Enable MLPS, disable GPIO PINSTRAP
1: Disable MLPS, enable GPIO PINSTRAP

TX_PWRS_ENB

PS_1[4]

GPIO0

Transmitter Power Savings Enable


0: 50% Tx output swing
1: Full Tx output swing

TX_DEEMPH_EN

PS_1[5]

GPIO1

PCIE Transmitter De-emphasis Enable


0: Tx de-emphasis disabled
1: Tx de-emphasis enabled

BIF_GEN3_EN_A

PS_1[1]

GPIO2

PCIE Gen3 Enable


(NOTE: RESERVED for Thames/Whistler/Seymour)
0: GEN3 not supported at power-on
1: GEN3 supported at power-on

BIF_VGA DIS

PS_2[4]

GPIO9

VGA Control
0: VGA controller capacity enabled
1: VGA controller capacity disabled (for multi-GPU)

ROMIDCFG[2:0]

PS_0[3..1]

GPIO[13:11]

Serial ROM type or Memory Aperture Size Select

AF35
AG36

TXOUT_U3P
TXOUT_U3N

LVTMDP

STRAPS

AG38
AH37

TXOUT_U2P_DPF0P

AP34
AR34

TXCLK_LP_DPE3P
TXCLK_LN_DPE3N

AW37
AU35

TXOUT_L0P_DPE2P
TXOUT_L0N_DPE2N

AR37
AU39

TXOUT_L1P_DPE1P
TXOUT_L1N_DPE1N

AP35
AR35

TXOUT_L2P_DPE0P
TXOUT_L2N_DPE0N

AN36
AP37

TXOUT_L3P
TXOUT_L3N

THAMES_M2_XT

+3V_DELAY

<15>

GPIO0

GPIO0

R67

*10K_4

<15>

GPIO1

GPIO1

R95

*10K_4

GPIO2

R65

*10K_4

GPIO9

R68

*10K_4

GPIO13

R66

*10K_4

GPIO12

R74

*10K_4

GPIO11

R76

10K_4

GPIO22

R77

*10K_4

<15>

GPIO2

<15>

GPIO9

<15>

GPIO13

<15>

GPIO12

<15>

GPIO11

<15>

GPIO22

<15> GENLK_VSYNC
<15> GPU_HSYNC_COM
<15> GPU_VSYNC_COM
<15> GENLK_CLK
B

<15>

GPIO8

GPIO8

<15> GENERICC
<15>

GPIO21

<15>

GPIO28

Default Setting

AJ38
AK37

R79

*10K_4

R420

*10K_4

R421

*10K_4

R69

*10K_4

R70

*10K_4

R106

*10K_4

GPIO21

R75

*10K_4

GPIO28

R129

10K_4

If GPIO22 = 0, defines memory aperture size


If GPIO22 = 1, defines ROM type
100 - 512Kbit M25P05A
(ST)
101 - 1Mbit M25P10A
(ST)
101 - 2Mbit M25P20
(ST)
101 - 4Mbit M25P40
(ST)
101 - 8Mbit M25P80
(ST)
100 - 512Kbit Pm25LV512 (Chingis)
101 - 1Mbit Pm25LV010 (Chingis)

XXX

BIOS_ROM_EN

PS_2[3]

GPIO22

Enable external BIOS ROM device


0: Disabled
1: Enabled

AUD[1]
AUD[0]

NA
NA

HSYNC
VSYNC

00 - No audio function
01 - Audio for DP only
10 - Audio for DP and HDMI if dongle is detected
11 - Audio for both DP and HDMI
HDMI must only be enabled on systems that are legally entitled. It is the
responsibility of the system designer to ensure that the system is entitled to
support this feature.

XX

CEC_DIS

PS_0[4]

GENLK_VSYNC

Enable CEC function. Reserved for Thames/Whistler/Seymour


0: Disabled
1: Enabled

NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR
IF THESE GPIOS ARE USEED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET
RESERVED
RESERVED
RESERVED
RESERVED

PS_1[3]
PS_1[2]
NA
NA

AUD_PORT_CONN_PINSTRAP[2]
AUD_PORT_CONN_PINSTRAP[1]
AUD_PORT_CONN_PINSTRAP[0]

GENLK_CLK
GPIO8
GPIO21
GENERICC

PS_3[5]
PS_3[4]
PS_0[5]

0
0
0
0

Reserved
Reserved
Reserved
Reserved (for Thames/Whistler/Seymour only)

XXX

STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS


111 = 0 usable endpoints
110 = 1 usable endpoints
101 = 2 usable endpoints
100 = 3 usable endpoints
011 = 4 usable endpoints
010 = 5 usable endpoints
001 = 6 usable endpoints
000 = all endpoints are usable

NA
NA
NA

Power Up/Down Sequence


Memory Aperture size
GPIO9

GPIO13 GPIO12 GPIO11

BIOSROM

ROMIDCFG2 ROMIDCFG1 ROMIDCFG0

128M
256M
64M
32M
512M
1G
2G
4G

0
0
0
0
0
0
0
0

0
0
0
0
1
1
1
1

0
1
0
1
0
1
0
1

0
0
1
1
0
0
1
1

+VGA_CORE

VDDC

+VGA_CORE

VDDCI

+1.5V_VGA

VDDR1

+3.3V_Delay

VDDR3

+1.8V_VGA

VDDR4

+1.8V_VGA

VDD_CT

20ms

PROJECT : R33
Quanta Computer Inc.

20ms

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

NB5

Size
Custom

Document Number

Rev
1A

THAMES_LVDS / STRAP

Date: Wednesday, August 31, 2011

Sheet
1

17

of

43

2
U23E

VDDR1 , 1.5V @ 2A, GDDR5 900MHz

+PCIE_VDDR1

PART 5 0F 9

L29

MEM I/O

C355
10U/6.3VS_6

C420
10U/6.3VS_6

C776
10U/6.3VS_6

C736
10U/6.3VS_6

C613
10U/6.3VS_6

C475
10U/6.3VS_6

Reserve for Drop

330u_2.5V_3528

C710

C590

C746
*22U/6.3VS_8

C142
22U/6.3VS_8

C473
*22U/6.3VS_8

C701
*22U/6.3VS_8

C589
22U/6.3VS_8

*330u_2.5V_3528

C428
*22U/6.3VS_8

C364
*22U/6.3VS_8

C771
*22U/6.3VS_8

L51

NC_PCIE_VDDR

VDDR1

NC_PCIE_VDDR

VDDR1

NC_PCIE_VDDR

VDDR1

NC_PCIE_VDDR

VDDR1

NC_PCIE_VDDR

VDDR1

NC_BIF_VDDC

VDDR1

NC_BIF_VDDC

VDDR1

PCIE_PVDD

VDDR1
VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

PCIE_VDDC

VDDR1

BIF_VDDC

BACO

VDDR1

BIF_VDDC

L18

VDDR1

VDDC

CORE

VDDR1

VDDC

VDDR1

VDDC

VDDR1

VDDC

VDDR1

VDDC

VDDR1

VDDC

LEVEL
TRANSLATION

VDDC

AF26
AF27
AG26
AG27

VDD_CT

VDDC

VDD_CT

VDDC

VDD_CT

VDDC

VDD_CT

VDDC

AF23
AF24
AG23
AG24

VDDR3

VDDC

VDDR3

VDDC

VDDR3

VDDC

VDDR3

VDDC

VDDC

C646
C650
C644
C651
1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 0.1U/10V_4

PBY160808T-221Y-N(220,2A)

VDDC
VDDC
VDDC

VDDC

DVP

C153
10U/6.3VS_6

C194
1U/6.3V_4

C182
1U/6.3V_4

C195
1U/6.3V_4

VDDC

AD12
AF11
AF12
AF13

VDDR4

AF15
AG11
AG13
AG15

VDDR4

VDDC

VDDR4

VDDC

VDDR4

VDDC

VDDR4

VDDC

VDDC

VDDR4

VDDC

VDDR4

VDDC
VDDC
VDDC

VDDR4 : 1.8V @ 300mA

PBY160808T-221Y-N(220,2A)

VDDC

C177
10U/6.3VS_6

C176
10U/6.3VS_6

C191
1U/6.3V_4

C190
C258
1U/6.3V_4 0.1U/10V_4

C301
0.1U/10V_4

C291
1U/6.3V_4

C342
C334
10U/6.3VS_6 10U/6.3VS_6

18

BIF_VDDC
+1.8V_VGA

PCIe Digital Power Supply


PCIE_VDDC : 0.935V @ 1.88A (GEN2.0)
PCIE_VDDC : 0.935V @ 2.5A (GEN3.0)

+1.0V_VGA

C348
C332
C358
C345
C354
C344
C360
C333
C335
0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4

C353
C351
C322
C338
1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4

BIF_VDDC
R163
R456

N27
T27

Ra
Rb

+1.0V_VGA

C319
10U/6.3VS_6

C327
10U/6.3VS_6

*0_4
*0_4

+VGA_CORE

AA15
AA17
AA20
AA22
AA24
AA27
AB16
AB18
AB21
AB23
AB26
AB28
AC17
AC20
AC22
AC24
AC27
AD18
AD21
AD23
AD26
AF17
AF20
AF22
AG16
AG18

Ra

Rb

Rc

Rd

Chelsea-non BACO

install na

na

na

Chelsea-BACO

install na

na

na

Thames-non BACO

na

install install install

Thames-BACO

na

na

+VGA_CORE
install install

C145
C331
C317
C330
C315
C144
C314
C147
C347
C329
1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4

C260
C643
C634
C316
C328
C295
C261
C262
C174
C313
1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4

VDDR4

+VDDR4
L20

C309
1U/6.3V_4

VDDR1

VDDC

VDDR3 : 3.3V @ 60mA

C321
1U/6.3V_4

Rd

L30
BLM15AG700SS1D(70,0.5A)
L31
*BLM15AG700SS1D(70,0.5A)

VDDR1

I/O

+3V_VGA

G30
G31
H29
H30
J29
J30
L28
M28
N28
R28
T28
U28

Rc
BLM15AG700SS1D(70,0.5A)

+PCIE_VDDR2

VDDR1

VDDC

+3V_DELAY

AA31
AA32
AA33
AA34
W30
Y31
V28
W29
AB37

VDDR1

VDDC

BLM15BD121SN1D(120,300MA)

C636
10U/6.3VS_6

VDDR1

VDDC

VDDC_CT: 1.8V @250mA +1.8V_VDD_CT


+1.8V_VGA

NC_PCIE_VDDR

+1.8V_VGA

PCIe I/O power.


PCIE_VDDR : 1.8V @ 200mA

C257
0.1U/10V_4

VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC

AH22
AH27
AH28
M26
N24
R18
R21
R23
R26
T17
T20
T22
T24
U16
U18
U21
U23
U26
V17
V20
V22
V24
V27
Y16
Y18
Y21
Y23
Y26
Y28

C152
C264
C311
C265
C263
C164
C294
C204
C296
C173
1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4

C150
10U/6.3VS_6

C270
10U/6.3VS_6

C197
10U/6.3VS_6

C163
10U/6.3VS_6

C137
10U/6.3VS_6

Reserve for Drop

C359
C471
C659
C477
C414
C681
C283
C413
C665
C474
1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4

VDDR1

Chelsea uninstall
Thames install

C143
10U/6.3VS_6

C254
10U/6.3VS_6

C183
10U/6.3VS_6

C292
10U/6.3VS_6

+
C312

AC7
AD11
AF7
AG10
AJ7
AK8
AL9
G11
G14
G17
G20
G23
G26
G29
H10
J7
J9
K11
K13
K8
L12
L16
L21
L23
L26
L7
M11
N11
P7
R11
U11
U7
Y11
Y7

PCIE

I/O power for the


memory interface.

Chelsea uninstall
Thames install,
total 440mA

330u_2.5V_3528

+1.5V_VGA

+VDDCI

+VGA_CORE

VDDCI 0.8-1.15V @ 6A
VDDCI
VDDCI
VDDCI
VDDCI
VDDCI
VDDCI
VDDCI
VDDCI

VDDCI

VOLTAGE
SENESE
FB_VDDC

AG28

FB_VDDCI

AH29

FB_GND

VDDCI

ISOLATED
CORE I/O

AF28

<43> PX_MODE1

VDDCI
VDDCI
VDDCI
VDDCI
VDDCI
VDDCI

Q42
PX_EN

VDDCI
VDDCI

VDDCI
VDDCI

2N7002

VDDCI

L32
UPB201212T-121Y-N(120,100M,5A)_8
C259
C337
C298
C276
C293
C343
C326
C350
1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4 1U/6.3V_4
B

C346
10U/6.3VS_6

C349
10U/6.3VS_6

C356
C323
C308
10U/6.3VS_6
1U/6.3V_4 1U/6.3V_4

VDDCI

AA13
AB13
AC12
AC15
AD13
AD16
M15
M16
M18
M23
N13
N15
N17
N20
N22
R12
R13
R16
T12
T15
V15
Y13

<20,21,22,43>
<14,16,19,43>
<15,16,19,43>
<30,43>
<42>

THAMES_M2_XT

PX_MODE

R487

+1.5V_VGA
+1.0V_VGA
+1.8V_VGA
+3V_VGA
+VGA_CORE

+1.5V_VGA
+1.0V_VGA
+1.8V_VGA
+3V_VGA
+VGA_CORE

PX_MODE1

*0_4

+5V
+5V

+VGA_CORE

Q17
AO3416

AO3416

BIF_VDDC

C365
22U/6.3VS_8

C362
C363
1U/6.3V_4 1U/6.3V_4

C361
10U/6.3VS_6

Q41

R522

PX_MODE

PX_EN##

0.1U/10V_4

<9,30,42,43> DGPU_PWROK

C716

5.1K/F_4

Q20
2N7002

+3V

2N7002

Q43
2N7002

PX_EN

Q39
2N7002

Q16
AO3416

PX_EN#
Q21

Q40

BACO_EN

2N7002

U25
TC7SH08FU

<15>

0_4

R488

PX_EN##
PX_EN#

+1.0V_VGA

R466
100K/F_4

PX_MODE

R455
1K_4

R454
1K_4

R489
*10K_4

<42>

Q15
AO3416

+3V

+3V

Support BACO Mode

<6,30> EC_PWROK

PX_EN = 0, for Normal Operation


PX_EN = 1, for BACO MODE

Note1.

1. No BACO Support :BIF_VDDC shorts with VDDC (Install Ra)


2. BACO Support: Refer to the BACO reference
schematics/Application note for detail about BIF_VDDC Rail
if BACO is Supported (Uninstall Ra)

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Rev
1A

THAMES_Power & BACO

Date: Wednesday, August 31, 2011


5

Sheet

18

of

43

19

For Thames a dedicated BEAD is required


for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10
+1.0V_VGA
U23H

For Thames a dedicated BEAD is required


for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18

DPAB_VDD10

PART 8 0F 9

DP_VDDR

L21

D
DP_VDDC

+1.8V_VGA

DP_VDDC

DPAB_VDD18

DP_VDDC
DP_VDDC

L50

BLM15BD121SN1D(120,300MA)
C610
10U/6.3VS_6

+1.8V_VGA

AN24
AP24
AP25
AP26
AU28
AV29

C612
C611
1U/6.3V_4 0.1U/10V_4

DP_VDDR

DP_VDDC

DP_VDDR

DP_VDDC

DP_VDDR

DP_VDDC

DP_VDDR

DP_VDDC

C601
10U/6.3VS_6

+1.8V_VGA

DP_VDDC

C615
C606
1U/6.3V_4 0.1U/10V_4

AP20
AP21
AP22
AP23
AU18
AV19

DP_VDDR

DP_VDDC

DP_VDDR

DP_VDDC

L27

AH34
AJ34
AF34
AG34
AM37
AL38

DP_VDDR

DP_VSSR

C212
10U/6.3VS_6

C217
C216
1U/6.3V_4 0.1U/10V_4

DP_VDDR

DP_VSSR

DP_VDDR

DP_VSSR

DP_VDDR

DP_VSSR

DP_VDDR

DP_VSSR

DP_VDDR

DP_VSSR

DP_VDDR
DP_VDDR

DP_VSSR
DP_VSSR
DP_VSSR
DP_VSSR
DP_VSSR
DP_VSSR
DP_VSSR
DP_VSSR
DP_VSSR

CALIBRATION

DP_VSSR
DP_VSSR

DP_VSSR
DPAB_CALR

DP_VSSR
DP_VSSR
DP_VSSR
DP_VSSR

150/F_4 AW18

DPCD_CALR

DP_VSSR
DP_VSSR
DP_VSSR
DP_VSSR

R419

150/F_4 AM39

L49
C616
C608
0.1U/10V_4 1U/6.3V_4

BLM15BD121SN1D(120,300MA)

C604
10U/6.3VS_6
+1.0V_VGA

L26

DP_VSSR

R410

+1.0V_VGA
DPCD_VDD10

BLM15BD121SN1D(120,300MA)

DP GND

DP_VSSR

150/F_4 AW28

C167
10U/6.3VS_6

DP_VDDR

DP_VSSR

R118

C186
C187
0.1U/10V_4 1U/6.3V_4

DPEF_VDD10

DP_VSSR

BLM15BD121SN1D(120,300MA)

AL33
AM33
AK33
AK34

DP_VDDR

DPEF_VDD18

AP13
AT13
AP14
AP15

DP_VDDR
DP_VDDC

BLM15BD121SN1D(120,300MA)

AP31
AP32
AN33
AP33

DP_VDDR

DPCD_VDD18
L48

BLM15BD121SN1D(120,300MA)

DP_VDDC

DPEF_CALR

DP_VSSR
DP_VSSR
DP_VSSR
DP_VSSR

AN27
AP27
AP28
AW24
AW26
AN29
AP29
AP30
AW30
AW32
AN17
AP16
AP17
AW14
AW16
AN19
AP18
AP19
AW20
AW22
AN34
AP39
AR39
AU37
AF39
AH39
AK39
AL34
AV27
AR28
AV17
AR18
AN38
AM35

C230
C229
0.1U/10V_4 1U/6.3V_4

C231
10U/6.3VS_6

<14,16,18,43> +1.0V_VGA
<15,16,18,43> +1.8V_VGA

+1.0V_VGA
+1.8V_VGA

THAMES_M2_XT

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Wednesday, August 31, 2011


5

Rev
1A

THAMES_DP Powers
Sheet
1

19

of

43

<21> VMA_RAS0#
<21> VMA_RAS1#

VMA_RAS0#
VMA_RAS1#

<21> VMA_CAS0#
<21> VMA_CAS1#

VMA_CAS0#
VMA_CAS1#

<21> VMA_WE0#
<21> VMA_WE1#

VMA_WE0#
VMA_WE1#

VMA_CS0#

<21>

VMA_CS1#

VMA_CS1#
VMA_CKE0
VMA_CKE1

VMA_CKE0
VMA_CKE1

VMA_CLK0
VMA_CLK0#
VMA_CLK1
VMA_CLK1#

<21> VMA_CLK1
<21> VMA_CLK1#

VMA_WDQS[7..0]

<21> VMA_WDQS[7..0]

VMA_RDQS[7..0]

<21> VMA_RDQS[7..0]

VMA_DM[7..0]

<21> VMA_DM[7..0]

VMA_DQ[63..0]

<21> VMA_DQ[63..0]

VMA_MA[13..0]

<21> VMA_MA[13..0]
<21>
<21>
<21>

VMA_DQ0
VMA_DQ1
VMA_DQ2
VMA_DQ3
VMA_DQ4
VMA_DQ5
VMA_DQ6
VMA_DQ7
VMA_DQ8
VMA_DQ9
VMA_DQ10
VMA_DQ11
VMA_DQ12
VMA_DQ13
VMA_DQ14
VMA_DQ15
VMA_DQ16
VMA_DQ17
VMA_DQ18
VMA_DQ19
VMA_DQ20
VMA_DQ21
VMA_DQ22
VMA_DQ23
VMA_DQ24
VMA_DQ25
VMA_DQ26
VMA_DQ27
VMA_DQ28
VMA_DQ29
VMA_DQ30
VMA_DQ31
VMA_DQ32
VMA_DQ33
VMA_DQ34
VMA_DQ35
VMA_DQ36
VMA_DQ37
VMA_DQ38
VMA_DQ39
VMA_DQ40
VMA_DQ41
VMA_DQ42
VMA_DQ43
VMA_DQ44
VMA_DQ45
VMA_DQ46
VMA_DQ47
VMA_DQ48
VMA_DQ49
VMA_DQ50
VMA_DQ51
VMA_DQ52
VMA_DQ53
VMA_DQ54
VMA_DQ55
VMA_DQ56
VMA_DQ57
VMA_DQ58
VMA_DQ59
VMA_DQ60
VMA_DQ61
VMA_DQ62
VMA_DQ63

VMA_BA0
VMA_BA1
VMA_BA2

VMA_BA0
VMA_BA1
VMA_BA2

+1.5V_VGA

R219
40.2/F_4

R214
C408
1U/6.3V_4

100/F_4

PLACE MVREFD DIVIDERS


AND CAPS CLOSE TO ASIC
+1.5V_VGA

R220

C37
C35
A35
E34
G32
D33
F32
E32
D31
F30
C30
A30
F28
C28
A28
E28
D27
F26
C26
A26
F24
C24
A24
E24
C22
A22
F22
D21
A20
F20
D19
E18
C18
A18
F18
D17
A16
F16
D15
E14
F14
D13
F12
A12
D11
F10
A10
C10
G13
H13
J13
H11
G10
G8
K9
K10
G9
A8
C8
E8
A6
C6
E6
A5

DQA0_0

MAA0_0/MAA_0

DQA0_1

MAA0_1/MAA_1

DQA0_2

MAA0_2/MAA_2

DQA0_3

MAA0_3/MAA_3

DQA0_4

MAA0_4/MAA_4

DQA0_5

MAA0_5/MAA_5

DQA0_6

MAA0_6/MAA_6

DQA0_7

MAA0_7/MAA_7

DQA0_8
DQA0_9
DQA0_10
DQA0_11
DQA0_12
DQA0_13
DQA0_14
DQA0_15

MAA1_0/MAA_8
MAA1_1/MAA_9
MAA1_2/MAA_10
MAA1_3/MAA_11
MAA1_4/MAA_12
MAA1_5/MAA_BA2
MAA1_6/MAA_BA0
MAA1_7/MAA_BA1

G24
J23
H24
J24
H26
J26
H21
G21
H19
H20
L13
G16
J16
H16
J17
H17

VMA_MA0
VMA_MA1
VMA_MA2
VMA_MA3
VMA_MA4
VMA_MA5
VMA_MA6
VMA_MA7
VMA_MA8
VMA_MA9
VMA_MA10
VMA_MA11
VMA_MA12
VMA_BA2
VMA_BA0
VMA_BA1

DQA0_16
DQA0_17

WCKA0_0/DQMA_0

DQA0_18

WCKA0B_0/DQMA_1

DQA0_19

WCKA0_1/DQMA_2

DQA0_20

WCKA0B_1/DQMA_3

DQA0_21

WCKA1_0/DQMA_4

DQA0_22

WCKA1B_0/DQMA_5

DQA0_23

WCKA1_1/DQMA_6

DQA0_24

WCKA1B_1/DQMA_7

A32
C32
D23
E22
C14
A14
E10
D9

VMA_DM0
VMA_DM1
VMA_DM2
VMA_DM3
VMA_DM4
VMA_DM5
VMA_DM6
VMA_DM7

C34
D29
D25
E20
E16
E12
J10
D7

VMA_RDQS0
VMA_RDQS1
VMA_RDQS2
VMA_RDQS3
VMA_RDQS4
VMA_RDQS5
VMA_RDQS6
VMA_RDQS7

DQA0_25
DQA0_26

EDCA0_0/QSA_0

DQA0_27

EDCA0_1/QSA_1

DQA0_28

EDCA0_2/QSA_2

DQA0_29

EDCA0_3/QSA_3

DQA0_30

EDCA1_0/QSA_4

DQA0_31

EDCA1_1/QSA_5

DQA1_0

EDCA1_2/QSA_6

DQA1_1

EDCA1_3/QSA_7

VMB_CAS0#
VMB_CAS1#

<22>
<22>
<22>
<22>

VMB_WE0#
VMB_WE1#

VMB_WE0#
VMB_WE1#

VMB_CS0#

VMB_CS0#

VMB_CS1#

VMB_CS1#

VMB_CKE0
VMB_CKE1

VMB_CKE0
VMB_CKE1

VMB_CLK0
VMB_CLK0#

<22> VMB_CLK0
<22> VMB_CLK0#

VMB_CLK1
VMB_CLK1#

<22> VMB_CLK1
<22> VMB_CLK1#
<22> VMB_WDQS[7..0]
<22> VMB_RDQS[7..0]

VMB_WDQS[7..0]
VMB_RDQS[7..0]
VMB_DM[7..0]

<22> VMB_DM[7..0]

VMB_DQ[63..0]

<22> VMB_DQ[63..0]

VMB_MA[13..0]

<22> VMB_MA[13..0]
<22>
<22>
<22>

VMB_BA0
VMB_BA1
VMB_BA2

VMB_BA0
VMB_BA1
VMB_BA2

DQA1_2
DQA1_3

DDBIA0_0/QSA_0B

DQA1_4

DDBIA0_1/QSA_1B

DQA1_5

DDBIA0_2/QSA_2B

DQA1_6

DDBIA0_3/QSA_3B

DQA1_7

DDBIA1_0/QSA_4B

DQA1_8

DDBIA1_1/QSA_5B

DQA1_9

DDBIA1_2/QSA_6B

DQA1_10

DDBIA1_3/QSA_7B

A34
E30
E26
C20
C16
C12
J11
F8

VMA_WDQS0
VMA_WDQS1
VMA_WDQS2
VMA_WDQS3
VMA_WDQS4
VMA_WDQS5
VMA_WDQS6
VMA_WDQS7

+1.5V_VGA

R201
40.2/F_4

DQA1_11
DQA1_12

ADBIA0/ODTA0

DQA1_13

ADBIA1/ODTA1

J21 VMA_ODT0
G19 VMA_ODT1

DQA1_14
DQA1_15

CLKA0

DQA1_16

CLKA0B

H27 VMA_CLK0
G27 VMA_CLK0#
R200

DQA1_17
DQA1_18

CLKA1

DQA1_19

CLKA1B

J14 VMA_CLK1
H14 VMA_CLK1#

C382
1U/6.3V_4

100/F_4

DQA1_20
DQA1_21

RASA0B

DQA1_22

RASA1B

K23
K19

VMA_RAS0#
VMA_RAS1#

DQA1_23
DQA1_24

CASA0B

DQA1_25

CASA1B

K20
K17

VMA_CAS0#
VMA_CAS1#

PLACE MVREFD DIVIDERS


AND CAPS CLOSE TO ASIC
+1.5V_VGA

DQA1_26
DQA1_27

CSA0B_0

DQA1_28

CSA0B_1

K24
K27

VMA_CS0#

DQA1_29
DQA1_30

CSA1B_0

DQA1_31

CSA1B_1

M13 VMA_CS1#
K16

R64

40.2/F_4

20

U23D

PART 4 0F 9

VMB_RAS0#
VMB_RAS1#

<22> VMB_CAS0#
<22> VMB_CAS1#
<22>
<22>

VMB_ODT0
VMB_ODT1

VMB_ODT0
VMB_ODT1

GDDR5/DDR3

VMA_CS0#

<21> VMA_CLK0
<21> VMA_CLK0#

<22> VMB_RAS0#
<22> VMB_RAS1#

PART 3 0F 9

<21>
<21>

<22>
<22>

U23C

MEMORY INTERFACE A

<21>

VMA_ODT0
VMA_ODT1

VMA_ODT0
VMA_ODT1

VMB_DQ0
VMB_DQ1
VMB_DQ2
VMB_DQ3
VMB_DQ4
VMB_DQ5
VMB_DQ6
VMB_DQ7
VMB_DQ8
VMB_DQ9
VMB_DQ10
VMB_DQ11
VMB_DQ12
VMB_DQ13
VMB_DQ14
VMB_DQ15
VMB_DQ16
VMB_DQ17
VMB_DQ18
VMB_DQ19
VMB_DQ20
VMB_DQ21
VMB_DQ22
VMB_DQ23
VMB_DQ24
VMB_DQ25
VMB_DQ26
VMB_DQ27
VMB_DQ28
VMB_DQ29
VMB_DQ30
VMB_DQ31
VMB_DQ32
VMB_DQ33
VMB_DQ34
VMB_DQ35
VMB_DQ36
VMB_DQ37
VMB_DQ38
VMB_DQ39
VMB_DQ40
VMB_DQ41
VMB_DQ42
VMB_DQ43
VMB_DQ44
VMB_DQ45
VMB_DQ46
VMB_DQ47
VMB_DQ48
VMB_DQ49
VMB_DQ50
VMB_DQ51
VMB_DQ52
VMB_DQ53
VMB_DQ54
VMB_DQ55
VMB_DQ56
VMB_DQ57
VMB_DQ58
VMB_DQ59
VMB_DQ60
VMB_DQ61
VMB_DQ62
VMB_DQ63

C5
C3
E3
E1
F1
F3
F5
G4
H5
H6
J4
K6
K5
L4
M6
M1
M3
M5
N4
P6
P5
R4
T6
T1
U4
V6
V1
V3
Y6
Y1
Y3
Y5
AA4
AB6
AB1
AB3
AD6
AD1
AD3
AD5
AF1
AF3
AF6
AG4
AH5
AH6
AJ4
AK3
AF8
AF9
AG8
AG7
AK9
AL7
AM8
AM7
AK1
AL4
AM6
AM1
AN4
AP3
AP1
AP5

GDDR5/DDR3

DQB0_0

MAB0_0/MAB_0

DQB0_1

MAB0_1/MAB_1

DQB0_2

MAB0_2/MAB_2

DQB0_3

MAB0_3/MAB_3

DQB0_4

MAB0_4/MAB_4

DQB0_5

MAB0_5/MAB_5

DQB0_6

MAB0_6/MAB_6

DQB0_7

MAB0_7/MAB_7

DQB0_8

MAB1_0/MAB_8

DQB0_9

MAB1_1/MAB_9

DQB0_10

MAB1_2/MAB_10

DQB0_11

MAB1_3/MAB_11

DQB0_12

MAB1_4/MAB_12

DQB0_13

MAB1_5/BA2

DQB0_14

MAB1_6/BA0

DQB0_15

MAB1_7/BA1

DQB0_17
DQB0_18
DQB0_19
DQB0_20
DQB0_21
DQB0_22
DQB0_23
DQB0_24

WCKB0_0/DQMB_0
WCKB0B_0/DQMB_1
WCKB0_1/DQMB_2
WCKB0B_1/DQMB_3
WCKB1_0/DQMB_4
WCKB1B_0/DQMB_5
WCKB1_1/DQMB_6
WCKB1B_1/DQMB_7

MVREFDA
MVREFSA

L18
L20

MVREFDA

CKEA0

MVREFSA

CKEA1

K21
J20

VMA_CKE0
VMA_CKE1

DQB0_26

EDCB0_0/QSB_0

DQB0_27

EDCB0_1/QSB_1

DQB0_28

EDCB0_2/QSB_2

DQB0_29

EDCB0_3/QSB_3

DQB0_30

EDCB1_0/QSB_4

DQB0_31

EDCB1_1/QSB_5

DQB1_0

EDCB1_2/QSB_6

DQB1_1

EDCB1_3/QSB_7

DQB1_3

DDBIB0_0/QSB_0B

DQB1_4

DDBIB0_1/QSB_1B

DQB1_5

DDBIB0_2/QSB_2B

DQB1_6

DDBIB0_3/QSB_3B

DQB1_7

DDBIB1_0/QSB_4B

DQB1_8

DDBIB1_1/QSB_5B

DQB1_9

DDBIB1_2/QSB_6B

DQB1_10

DDBIB1_3/QSB_7B

DQB1_12

ADBIB0/ODTB0

DQB1_13

R215
C409
1U/6.3V_4

100/F_4

L27
N12
AG12

NC_MEM_CALRN0

WEA0B

K26
L15

VMA_WE0#
VMA_WE1#

NC_MEM_CALRN1

WEA1B

RdR174
ReR178
RfR61

240/F_4
240/F_4
240/F_4

M12
M27
AH12

NC_MEM_CALRP1

MAA0_8/MAA_13

MEM_CALRP0

MAA1_8/MAA_14

MEM_CALRP2

MAA0_9/MAA_15

VMB_DM0
VMB_DM1
VMB_DM2
VMB_DM3
VMB_DM4
VMB_DM5
VMB_DM6
VMB_DM7

F6
K3
P3
V5
AB5
AH1
AJ9
AM5

VMB_RDQS0
VMB_RDQS1
VMB_RDQS2
VMB_RDQS3
VMB_RDQS4
VMB_RDQS5
VMB_RDQS6
VMB_RDQS7

G7
K1
P1
W4
AC4
AH3
AJ8
AM3

VMB_WDQS0
VMB_WDQS1
VMB_WDQS2
VMB_WDQS3
VMB_WDQS4
VMB_WDQS5
VMB_WDQS6
VMB_WDQS7

T7
W7

VMB_ODT0
VMB_ODT1

L9
L8

VMB_CLK0
VMB_CLK0#

ADBIB1/ODTB1

DQB1_14
DQB1_15

CLKB0

DQB1_16

CLKB0B

DQB1_17
DQB1_18

CLKB1

DQB1_19

CLKB1B

AD8 VMB_CLK1
AD7 VMB_CLK1#

DQB1_20
DQB1_21

RASB0B

DQB1_22

RASB1B

T10
Y10

VMB_RAS0#
VMB_RAS1#

DQB1_23
DQB1_24

CASB0B

DQB1_25

CASB1B

W 10 VMB_CAS0#
AA10 VMB_CAS1#

DQB1_26
DQB1_27

CSB0B_0

DQB1_28

CSB0B_1

P10
L10

VMB_CS0#

DQB1_29
DQB1_30

CSB1B_0

DQB1_31

CSB1B_1

MVREFDB

CKEB1

AD10 VMB_CS1#
AC10
U10 VMB_CKE0
AA11 VMB_CKE1

MVREFSB
WEB0B

240/F_4
240/F_4
240/F_4

H3
H1
T3
T5
AE4
AF5
AK6
AK5

DQB1_11

+1.5V_VGA
RaR180
RbR173
RcR108

DQB1_2

CKEB0

MVREFDB Y12
MVREFSB AA12

VMB_MA0
VMB_MA1
VMB_MA2
VMB_MA3
VMB_MA4
VMB_MA5
VMB_MA6
VMB_MA7
VMB_MA8
VMB_MA9
VMB_MA10
VMB_MA11
VMB_MA12
VMB_BA2
VMB_BA0
VMB_BA1

DQB0_25

40.2/F_4

P8
T9
P9
N7
N8
N9
U9
U8
Y9
W9
AC8
AC9
AA7
AA8
Y8
AA9

DQB0_16

MEMORY INTERFACE B

<21>
<21>

WEB1B

N10 VMB_WE0#
AB11 VMB_WE1#
need check

R72

NC_MEM_CALRN2

MAA1_9/RSVD

H23 VMA_MA13
J19
M21
M20

C114
1U/6.3V_4

MAB0_8/MAB_13

100/F_4

MAB1_8/MAB_14
MAB0_9/MAB_15
MAB1_9/RSVD
DRAM_RST

VMB_MA13
T8
W8
U12
V12

AH11

DRAM_RST

For Chelsea,
Uninstall Ra, Rb, Rc and Rd
THAMES_M2_XT

For Thames
Install Ra, Rb, Rc and Rd
install 240 Ohm for Re AND Rf

THAMES_M2_XT

DRAM_RST

R81

DRAM_RST_M

10_4
R86

R82
4.99K/F_4

DRAM_RST_M <21,22>

51_4

C119
120P/50V_4

+1.5V_VGA

<18,21,22,43> +1.5V_VGA

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Rev
1A

THAMES_MEM_Interface

Date: Wednesday, August 31, 2011


1

Sheet

20

of

43

VMA_MA[13..0]

<20> VMA_MA[13..0]
<20> VMA_DM[7..0]

<20> VMA_DQ[63..0]
<20> VMA_WDQS[7..0]
<20> VMA_RDQS[7..0]

CHANNEL A: 256MB/512MB DDR3

U17

U28

<20>
<20>
<20>

VREFC_VMA1
VREFD_VMA1

M9
H2

VMA_MA0
VMA_MA1
VMA_MA2
VMA_MA3
VMA_MA4
VMA_MA5
VMA_MA6
VMA_MA7
VMA_MA8
VMA_MA9
VMA_MA10
VMA_MA11
VMA_MA12
VMA_MA13

N4
P8
P4
N3
P9
P3
R9
R3
T9
R4
L8
R8
N8
T4
T8
M8
M3
N9
M4

VMA_BA0
VMA_BA1
VMA_BA2

J8
K8
K10

<20> VMA_CLK0
<20> VMA_CLK0#
<20> VMA_CKE0

<20>
<20>
<20>
<20>
<20>

K2
L3
J4
K4
L4

VMA_ODT0
VMA_CS0#
VMA_RAS0#
VMA_CAS0#
VMA_WE0#
VMA_RDQS0
VMA_RDQS2

F4
C8

VMA_DM0
VMA_DM2

E8
D4

VMA_WDQS0
VMA_WDQS2

G4
B8

T3

<20,22> DRAM_RST_M
VMA_ZQ1

Should be 240
Ohms +-1%

R470
243/F_4

L9
A1
T1
A11
T11

VREFCA
VREFDQ

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15/BA3

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

VMA_DQ0
VMA_DQ6
VMA_DQ2
VMA_DQ7
VMA_DQ3
VMA_DQ4
VMA_DQ1
VMA_DQ5

E4
F8
F3
F9
H4
H9
G3
H8

VREFC_VMA2
VREFD_VMA2

M9
H2

VMA_MA0
VMA_MA1
VMA_MA2
VMA_MA3
VMA_MA4
VMA_MA5
VMA_MA6
VMA_MA7
VMA_MA8
VMA_MA9
VMA_MA10
VMA_MA11
VMA_MA12
VMA_MA13

N4
P8
P4
N3
P9
P3
R9
R3
T9
R4
L8
R8
N8
T4
T8
M8

VMA_DQ20
VMA_DQ19
VMA_DQ23
VMA_DQ17
VMA_DQ22
VMA_DQ16
VMA_DQ21
VMA_DQ18

D8
C4
C9
C3
A8
A3
B9
A4

VREFCA
VREFDQ
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15/BA3

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7
DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

E4
F8
F3
F9
H4
H9
G3
H8

VMA_DQ11
VMA_DQ12
VMA_DQ15
VMA_DQ10
VMA_DQ14
VMA_DQ8
VMA_DQ13
VMA_DQ9

D8
C4
C9
C3
A8
A3
B9
A4

VMA_DQ27
VMA_DQ29
VMA_DQ26
VMA_DQ28
VMA_DQ25
VMA_DQ30
VMA_DQ24
VMA_DQ31

VREFC_VMA3
VREFD_VMA3

M9
H2

VMA_MA0
VMA_MA1
VMA_MA2
VMA_MA3
VMA_MA4
VMA_MA5
VMA_MA6
VMA_MA7
VMA_MA8
VMA_MA9
VMA_MA10
VMA_MA11
VMA_MA12
VMA_MA13

N4
P8
P4
N3
P9
P3
R9
R3
T9
R4
L8
R8
N8
T4
T8
M8

VMA_BA0
VMA_BA1
VMA_BA2

M3
N9
M4

BA0
BA1
BA2

VDD#B3
VDD#D10
VDD#G8
VDD#K3
VDD#K9
VDD#N2
VDD#N10
VDD#R2
VDD#R10

CK
CK
CKE/CKE0

ODT/ODT0 VDDQ#A2
CS /CS0
VDDQ#A9
RAS
VDDQ#C2
CAS
VDDQ#C10
WE
VDDQ#D3
VDDQ#E10
VDDQ#F2
DQSL
VDDQ#H3
DQSU
VDDQ#H10
DML
DMU

VSS#A10
VSS#B4
VSS#E2
VSS#G9
VSS#J3
VSS#J9
VSS#M2
VSS#M10
VSS#P2
VSS#P10
VSS#T2
VSS#T10

DQSL
DQSU

RESET
ZQ/ZQ0
NC
NC
NC
NC

VSSQ#B2
VSSQ#B10
VSSQ#D2
VSSQ#D9
VSSQ#E3
J2
NC/ODT1
VSSQ#E9
L2
NC/CS1
VSSQ#F10
J10
NC/CE1
VSSQ#G2
L10
NC/ZQ1
VSSQ#G10
100-BALL
SDRAM DDR3
H5TQ2G63BFR-11C

+1.5V_VGA

B3
D10
G8
K3
K9
N2
N10
R2
R10

M3
N9
M4

VMA_CLK0
VMA_CLK0#
VMA_CKE0

J8
K8
K10

BA0
BA1
BA2

CK
CK
CKE/CKE0

VDD#B3
VDD#D10
VDD#G8
VDD#K3
VDD#K9
VDD#N2
VDD#N10
VDD#R2
VDD#R10

R239
56.2/F_4

B3
D10
G8
K3
K9
N2
N10
R2
R10

VMA_ODT0
VMA_CS0#
VMA_RAS0#
VMA_CAS0#
VMA_WE0#

K2
L3
J4
K4
L4

VMA_RDQS1
VMA_RDQS3

F4
C8

VMA_DM1
VMA_DM3

A10
B4
E2
G9
J3
J9
M2
M10
P2
P10
T2
T10

E8
D4

VMA_WDQS1
VMA_WDQS3

B2
B10
D2
D9
E3
E9
F10
G2
G10

DRAM_RST_M

T3

VMA_ZQ2

L9

R231
243/F_4

Should be 240
Ohms +-1%

G4
B8

A1
T1
A11
T11
J2
L2
J10
L10

ODT/ODT0 VDDQ#A2
CS /CS0
VDDQ#A9
RAS
VDDQ#C2
CAS
VDDQ#C10
WE
VDDQ#D3
VDDQ#E10
VDDQ#F2
DQSL
VDDQ#H3
DQSU
VDDQ#H10
DML
DMU
DQSL
DQSU

RESET
ZQ/ZQ0

VSS#A10
VSS#B4
VSS#E2
VSS#G9
VSS#J3
VSS#J9
VSS#M2
VSS#M10
VSS#P2
VSS#P10
VSS#T2
VSS#T10

NC
NC
NC
NC

VSSQ#B2
VSSQ#B10
VSSQ#D2
VSSQ#D9
VSSQ#E3
NC/ODT1
VSSQ#E9
NC/CS1
VSSQ#F10
NC/CE1
VSSQ#G2
NC/ZQ1
VSSQ#G10
100-BALL
SDRAM DDR3
H5TQ2G63BFR-11C

+1.5V_VGA

+1.5V_VGA

0.01U/16V_4

R468
4.99K/F_4

CK
CK
CKE/CKE0

K2
L3
J4
K4
L4

VMA_ODT1
VMA_CS1#
VMA_RAS1#
VMA_CAS1#
VMA_WE1#

R471
56.2/F_4

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

E4
F8
F3
F9
H4
H9
G3
H8

VMA_DQ47
VMA_DQ44
VMA_DQ45
VMA_DQ43
VMA_DQ46
VMA_DQ41
VMA_DQ40
VMA_DQ42

D8
C4
C9
C3
A8
A3
B9
A4

VMA_DQ32
VMA_DQ36
VMA_DQ33
VMA_DQ38
VMA_DQ34
VMA_DQ39
VMA_DQ35
VMA_DQ37

C751

0.01U/16V_4

R475
56.2/F_4

A10
B4
E2
G9
J3
J9
M2
M10
P2
P10
T2
T10

C755
0.1U/10V_4

C753
1U/6.3V_4

VMA_RDQS5
VMA_RDQS4

F4
C8

VMA_DM5
VMA_DM4

E8
D4

VMA_WDQS5
VMA_WDQS4

DRAM_RST_M
VMA_ZQ3

Vendor

QCI PN

B/S PN

Hynix D(Vega)

AKD5LZWTW02

AKD5LZWTW08

Micron G die

AKD5EGSTL00

AKD5LZSTL10

SAMSUNG G die

AKD5EGGT500

AKD5EGGT502

DML
DMU

Hynix B(Vega)

AKD5MGWTW00

AKD5MGWTW07

SAMSUNG C die

AKD5MGWT500

AKD5MGWT508

Should be 240
Ohms +-1%

G4
B8

DQSL
DQSU

R226
243/F_4

T3

RESET

L9
A1
T1
A11
T11
J2
L2
J10
L10

ZQ/ZQ0

C770
0.1U/10V_4

VSSQ#B2
VSSQ#B10
VSSQ#D2
VSSQ#D9
VSSQ#E3
NC/ODT1
VSSQ#E9
NC/CS1
VSSQ#F10
NC/CE1
VSSQ#G2
NC/ZQ1
VSSQ#G10
100-BALL
SDRAM DDR3
H5TQ2G63BFR-11C

VMA_CLK1
VMA_CLK1#
VMA_CKE1

J8
K8
K10

VMA_ODT1
VMA_CS1#
VMA_RAS1#
VMA_CAS1#
VMA_WE1#

K2
L3
J4
K4
L4

VMA_RDQS6
VMA_RDQS7

F4
C8

VMA_DM6
VMA_DM7

E8
D4

VMA_WDQS6
VMA_WDQS7

G4
B8

R469
4.99K/F_4

C754
1U/6.3V_4

C768
1U/6.3V_4

C742
1U/6.3V_4

C757
0.1U/10V_4

C760
0.1U/10V_4

C773
0.1U/10V_4

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15/BA3

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

E4
F8
F3
F9
H4
H9
G3
H8

VMA_DQ49
VMA_DQ52
VMA_DQ50
VMA_DQ54
VMA_DQ51
VMA_DQ53
VMA_DQ48
VMA_DQ55

D8
C4
C9
C3
A8
A3
B9
A4

VMA_DQ60
VMA_DQ59
VMA_DQ63
VMA_DQ58
VMA_DQ61
VMA_DQ56
VMA_DQ62
VMA_DQ57

C759
1U/6.3V_4

C743
1U/6.3V_4

C461
10U/6.3VS_6

C427
1U/6.3V_4

C766
C764
0.1U/10V_4 0.1U/10V_4

C450
0.1U/10V_4

C464
0.1U/10V_4

Should be 240
Ohms +-1%

DRAM_RST_M

T3

VMA_ZQ4

L9

R479
243/F_4

A1
T1
A11
T11
J2
L2
J10
L10

B3
D10
G8
K3
K9
N2
N10
R2
R10

VDD#B3
VDD#D10
VDD#G8
VDD#K3
VDD#K9
VDD#N2
VDD#N10
VDD#R2
VDD#R10

CK
CK
CKE/CKE0

+1.5V_VGA

A2
A9
C2
C10
D3
E10
F2
H3
H10

ODT/ODT0 VDDQ#A2
CS /CS0
VDDQ#A9
RAS
VDDQ#C2
CAS
VDDQ#C10
WE
VDDQ#D3
VDDQ#E10
VDDQ#F2
DQSL
VDDQ#H3
DQSU
VDDQ#H10

+1.5V_VGA

DML
DMU

A10
B4
E2
G9
J3
J9
M2
M10
P2
P10
T2
T10

VSS#A10
VSS#B4
VSS#E2
VSS#G9
VSS#J3
VSS#J9
VSS#M2
VSS#M10
VSS#P2
VSS#P10
VSS#T2
VSS#T10

DQSL
DQSU

RESET
ZQ/ZQ0

B2
B10
D2
D9
E3
E9
F10
G2
G10

NC
NC
NC
NC

VSSQ#B2
VSSQ#B10
VSSQ#D2
VSSQ#D9
VSSQ#E3
NC/ODT1
VSSQ#E9
NC/CS1
VSSQ#F10
NC/CE1
VSSQ#G2
NC/ZQ1
VSSQ#G10
100-BALL
SDRAM DDR3
H5TQ2G63BFR-11C

+1.5V_VGA

+1.5V_VGA
B

R237
4.99K/F_4
R467
4.99K/F_4

VREFD_VMA3

VREFD_VMA2
R480
4.99K/F_4

R233
4.99K/F_4

C430
0.1U/10V_4

C761
0.1U/10V_4

R238
4.99K/F_4

C444
0.1U/10V_4

R476
4.99K/F_4

C442
1U/6.3V_4

C441
1U/6.3V_4

C443
1U/6.3V_4

C426
1U/6.3V_4

C438
1U/6.3V_4

C437
1U/6.3V_4

C472
10U/6.3VS_6

C433
1U/6.3V_4

C460
0.1U/10V_4

C439
0.1U/10V_4

C454
0.1U/10V_4

C463
C466
0.1U/10V_4 0.1U/10V_4

C470
0.1U/10V_4

C467
0.1U/10V_4

C756
0.1U/10V_4

VREFD_VMA4

R473
4.99K/F_4

C752
0.1U/10V_4

+1.5V_VGA

C423
1U/6.3V_4

C421
1U/6.3V_4

C469
1U/6.3V_4

C468
1U/6.3V_4

C446
1U/6.3V_4

C452
1U/6.3V_4

C448
1U/6.3V_4

C781
10U/6.3VS_6

+1.5V_VGA

C459
0.1U/10V_4

+1.5V_VGA

C440
1U/6.3V_4

21

+1.5V_VGA

BA0
BA1
BA2

VREFC_VMA4

C435
0.1U/10V_4

C749
0.1U/10V_4

C748
1U/6.3V_4

VREFCA
VREFDQ

R477
4.99K/F_4

+1.5V_VGA

C758
0.1U/10V_4

M3
N9
M4

+1.5V_VGA

B2
B10
D2
D9
E3
E9
F10
G2
G10

NC
NC
NC
NC

R481
4.99K/F_4

R230
4.99K/F_4

R235
4.99K/F_4

+1.5V_VGA

C775
0.1U/10V_4

VMA_BA0
VMA_BA1
VMA_BA2

A10
B4
E2
G9
J3
J9
M2
M10
P2
P10
T2
T10

VSS#A10
VSS#B4
VSS#E2
VSS#G9
VSS#J3
VSS#J9
VSS#M2
VSS#M10
VSS#P2
VSS#P10
VSS#T2
VSS#T10

+1.5V_VGA

+1.5V_VGA

+1.5V_VGA

C762
1U/6.3V_4

N4
P8
P4
N3
P9
P3
R9
R3
T9
R4
L8
R8
N8
T4
T8
M8

VREFD_VMA1

+1.5V_VGA

C763
10U/6.3VS_6

VMA_MA0
VMA_MA1
VMA_MA2
VMA_MA3
VMA_MA4
VMA_MA5
VMA_MA6
VMA_MA7
VMA_MA8
VMA_MA9
VMA_MA10
VMA_MA11
VMA_MA12
VMA_MA13

A2
A9
C2
C10
D3
E10
F2
H3
H10

VREFC_VMA3

R474
4.99K/F_4

M9
H2

+1.5V_VGA

B3
D10
G8
K3
K9
N2
N10
R2
R10

VDD#B3
VDD#D10
VDD#G8
VDD#K3
VDD#K9
VDD#N2
VDD#N10
VDD#R2
VDD#R10

ODT/ODT0 VDDQ#A2
CS /CS0
VDDQ#A9
RAS
VDDQ#C2
CAS
VDDQ#C10
WE
VDDQ#D3
VDDQ#E10
VDDQ#F2
DQSL
VDDQ#H3
DQSU
VDDQ#H10

VMA_CLK1#

B2
B10
D2
D9
E3
E9
F10
G2
G10

VREFC_VMA2
VREFC_VMA1

U27
VREFC_VMA4
VREFD_VMA4

VMA_CLK1_COMM

R472
4.99K/F_4

BA0
BA1
BA2

J8
K8
K10

<20> VMA_CLK1
<20> VMA_CLK1#
<20> VMA_CKE1

<20>
<20>
<20>
<20>
<20>

VMA_CLK0#
VMA_CLK1

A2
A9
C2
C10
D3
E10
F2
H3
H10

+1.5V_VGA

R236
4.99K/F_4

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15/BA3

C449
VMA_CLK0_COMM

R241
56.2/F_4

+1.5V_VGA

A2
A9
C2
C10
D3
E10
F2
H3
H10

VREFCA
VREFDQ

VMA_CLK0

+1.5V_VGA

+1.5V_VGA
VMA_BA0
VMA_BA1
VMA_BA2

U16

C772
1U/6.3V_4

C745
1U/6.3V_4

C424
1U/6.3V_4

C767
1U/6.3V_4

C777
1U/6.3V_4

C780
1U/6.3V_4

C774
1U/6.3V_4

C431
0.1U/10V_4

C750
0.1U/10V_4

C434
0.1U/10V_4

C462
0.1U/10V_4

C747
C779
0.1U/10V_4 0.1U/10V_4

C744
1U/6.3V_4

+1.5V_VGA

C453
0.1U/10V_4

C436
0.1U/10V_4

C429
0.1U/10V_4

C445
0.1U/10V_4

C425
C456
0.1U/10V_4 0.1U/10V_4

C769
0.1U/10V_4

C778
0.1U/10V_4

PROJECT : R33
Quanta Computer Inc.
<18,20,22,43> +1.5V_VGA

+1.5V_VGA

NB5

Size
Custom

Document Number

Rev
3A

VRAM-A (DDR3 BGA96)

Date: Wednesday, August 31, 2011


1

Sheet

21

of

43

VMB_MA[13..0]

<20> VMB_MA[13..0]
<20> VMB_DM[7..0]

<20> VMB_DQ[63..0]
<20> VMB_WDQS[7..0]
<20> VMB_RDQS[7..0]

CHANNEL B: 256MB/512MB DDR3

U10

U21

U13
VREFC_VMB1
VREFD_VMB1

M9
H2

<20>
<20>
<20>
<20>
<20>
<20>
<20>
<20>
<20>
<20>
<20>
<20>
<20>
<20>

VMB_MA0
VMB_MA1
VMB_MA2
VMB_MA3
VMB_MA4
VMB_MA5
VMB_MA6
VMB_MA7
VMB_MA8
VMB_MA9
VMB_MA10
VMB_MA11
VMB_MA12
VMB_MA13

N4
P8
P4
N3
P9
P3
R9
R3
T9
R4
L8
R8
N8
T4
T8
M8

<20>
<20>
<20>

VMB_BA0
VMB_BA1
VMB_BA2

M3
N9
M4

<20> VMB_CLK0
<20> VMB_CLK0#
<20> VMB_CKE0

J8
K8
K10
VMB_ODT0

<20> VMB_ODT0
<20> VMB_CS0#
<20> VMB_RAS0#
<20> VMB_CAS0#
<20> VMB_WE0#

BA0
BA1
BA2

CK
CK
CKE/CKE0

E8
D4

VMB_WDQS0
VMB_WDQS2

G4
B8

DML
DMU
DQSL
DQSU

T3

<20,21> DRAM_RST_M
VMB_ZQ1

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

RESET

L9

ZQ/ZQ0

VMB_DQ4
VMB_DQ0
VMB_DQ6
VMB_DQ1
VMB_DQ5
VMB_DQ3
VMB_DQ7
VMB_DQ2

D8
C4
C9
C3
A8
A3
B9
A4

VMB_DQ21
VMB_DQ23
VMB_DQ17
VMB_DQ22
VMB_DQ16
VMB_DQ19
VMB_DQ18
VMB_DQ20

U24
VREFC_VMB2
VREFD_VMB2

M9
H2

VMB_MA0
VMB_MA1
VMB_MA2
VMB_MA3
VMB_MA4
VMB_MA5
VMB_MA6
VMB_MA7
VMB_MA8
VMB_MA9
VMB_MA10
VMB_MA11
VMB_MA12
VMB_MA13

N4
P8
P4
N3
P9
P3
R9
R3
T9
R4
L8
R8
N8
T4
T8
M8

+1.5V_VGA

VDD#B3
VDD#D10
VDD#G8
VDD#K3
VDD#K9
VDD#N2
VDD#N10
VDD#R2
VDD#R10

ODT/ODT0 VDDQ#A2
CS /CS0
VDDQ#A9
RAS
VDDQ#C2
CAS
VDDQ#C10
WE
VDDQ#D3
VDDQ#E10
VDDQ#F2
DQSL
VDDQ#H3
DQSU
VDDQ#H10

F4
C8

VMB_DM0
VMB_DM2

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15/BA3

K2
L3
J4
K4
L4

VMB_RDQS0
VMB_RDQS2

VREFCA
VREFDQ

E4
F8
F3
F9
H4
H9
G3
H8

VSS#A10
VSS#B4
VSS#E2
VSS#G9
VSS#J3
VSS#J9
VSS#M2
VSS#M10
VSS#P2
VSS#P10
VSS#T2
VSS#T10

B3
D10
G8
K3
K9
N2
N10
R2
R10

VMB_BA0
VMB_BA1
VMB_BA2

VMB_CLK0
VMB_CLK0#
VMB_CKE0

+1.5V_VGA

A2
A9
C2
C10
D3
E10
F2
H3
H10
A10
B4
E2
G9
J3
J9
M2
M10
P2
P10
T2
T10

M3
N9
M4

J8
K8
K10

VMB_ODT0
VMB_CS0#
VMB_RAS0#
VMB_CAS0#
VMB_WE0#

K2
L3
J4
K4
L4

VMB_RDQS1
VMB_RDQS3

F4
C8

VMB_DM1
VMB_DM3

E8
D4

VMB_WDQS1
VMB_WDQS3

G4
B8

T3

<20,21> DRAM_RST_M
VMB_ZQ2

Should be 240
Ohms +-1%

A1
T1
A11
T11

VSSQ#B2
VSSQ#B10
VSSQ#D2
VSSQ#D9
VSSQ#E3
J2
NC/ODT1
VSSQ#E9
L2
NC/CS1
VSSQ#F10
J10
NC/CE1
VSSQ#G2
L10
NC/ZQ1
VSSQ#G10
100-BALL
SDRAM DDR3
H5TQ2G63BFR-11C

R195
243/F_4

NC
NC
NC
NC

B2
B10
D2
D9
E3
E9
F10
G2
G10

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15/BA3

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

CK
CK
CKE/CKE0

VDD#B3
VDD#D10
VDD#G8
VDD#K3
VDD#K9
VDD#N2
VDD#N10
VDD#R2
VDD#R10

ODT/ODT0 VDDQ#A2
CS /CS0
VDDQ#A9
RAS
VDDQ#C2
CAS
VDDQ#C10
WE
VDDQ#D3
VDDQ#E10
VDDQ#F2
DQSL
VDDQ#H3
DQSU
VDDQ#H10

DQSL
DQSU

RESET
ZQ/ZQ0

VMB_DQ11
VMB_DQ14
VMB_DQ9
VMB_DQ12
VMB_DQ10
VMB_DQ15
VMB_DQ8
VMB_DQ13

D8
C4
C9
C3
A8
A3
B9
A4

VMB_DQ31
VMB_DQ26
VMB_DQ30
VMB_DQ27
VMB_DQ28
VMB_DQ24
VMB_DQ29
VMB_DQ25

VMB_MA0
VMB_MA1
VMB_MA2
VMB_MA3
VMB_MA4
VMB_MA5
VMB_MA6
VMB_MA7
VMB_MA8
VMB_MA9
VMB_MA10
VMB_MA11
VMB_MA12
VMB_MA13

N4
P8
P4
N3
P9
P3
R9
R3
T9
R4
L8
R8
N8
T4
T8
M8

VMB_BA0
VMB_BA1
VMB_BA2

M3
N9
M4

+1.5V_VGA

BA0
BA1
BA2

DML
DMU

E4
F8
F3
F9
H4
H9
G3
H8

M9
H2

VSS#A10
VSS#B4
VSS#E2
VSS#G9
VSS#J3
VSS#J9
VSS#M2
VSS#M10
VSS#P2
VSS#P10
VSS#T2
VSS#T10

B3
D10
G8
K3
K9
N2
N10
R2
R10

+1.5V_VGA

VMB_ODT1

<20> VMB_ODT1
<20> VMB_CS1#
<20> VMB_RAS1#
<20> VMB_CAS1#
<20> VMB_WE1#

R197
56.2/F_4

A2
A9
C2
C10
D3
E10
F2
H3
H10

J8
K8
K10

<20> VMB_CLK1
<20> VMB_CLK1#
<20> VMB_CKE1

VMB_CLK0

C380
VMB_CLK0_COMM
0.01U/16V_4

R196
56.2/F_4
VMB_CLK0#
VMB_CLK1

A10
B4
E2
G9
J3
J9
M2
M10
P2
P10
T2
T10

R400
56.2/F_4

A1
T1
A11
T11

R427
243/F_4

J2
L2
J10
L10

+1.5V_VGA

K2
L3
J4
K4
L4

VMB_RDQS7
VMB_RDQS5

F4
C8

VMB_DM7
VMB_DM5

E8
D4

VMB_WDQS7
VMB_WDQS5

G4
B8

VREFCA
VREFDQ

VMB_CLK1_COMM

T3

<20,21> DRAM_RST_M
VMB_ZQ3

0.01U/16V_4

R401
56.2/F_4

Should be 240
Ohms +-1%
R138
243/F_4

B2
VSSQ#B2
B10
VSSQ#B10
D2
VSSQ#D2
D9
VSSQ#D9
E3
VSSQ#E3
E9
NC/ODT1
VSSQ#E9
F10
NC/CS1
VSSQ#F10
G2
NC/CE1
VSSQ#G2
G10
NC/ZQ1
VSSQ#G10
100-BALL
SDRAM DDR3
H5TQ2G63BFR-11C
+1.5V_VGA
NC
NC
NC
NC

L9
A1
T1
A11
T11

BA0
BA1
BA2

CK
CK
CKE/CKE0

ODT/ODT0 VDDQ#A2
CS /CS0
VDDQ#A9
RAS
VDDQ#C2
CAS
VDDQ#C10
WE
VDDQ#D3
VDDQ#E10
VDDQ#F2
DQSL
VDDQ#H3
DQSU
VDDQ#H10
DML
DMU
DQSL
DQSU

RESET
ZQ/ZQ0

VSS#A10
VSS#B4
VSS#E2
VSS#G9
VSS#J3
VSS#J9
VSS#M2
VSS#M10
VSS#P2
VSS#P10
VSS#T2
VSS#T10

NC
NC
NC
NC

D8
C4
C9
C3
A8
A3
B9
A4

VMB_DQ40
VMB_DQ46
VMB_DQ41
VMB_DQ47
VMB_DQ44
VMB_DQ45
VMB_DQ43
VMB_DQ42

VREFC_VMB4
VREFD_VMB4

M9
H2

VMB_MA0
VMB_MA1
VMB_MA2
VMB_MA3
VMB_MA4
VMB_MA5
VMB_MA6
VMB_MA7
VMB_MA8
VMB_MA9
VMB_MA10
VMB_MA11
VMB_MA12
VMB_MA13

N4
P8
P4
N3
P9
P3
R9
R3
T9
R4
L8
R8
N8
T4
T8
M8

B3
D10
G8
K3
K9
N2
N10
R2
R10

VMB_BA0
VMB_BA1
VMB_BA2

M3
N9
M4

VMB_CLK1
VMB_CLK1#
VMB_CKE1

J8
K8
K10

A2
A9
C2
C10
D3
E10
F2
H3
H10

VMB_ODT1
VMB_CS1#
VMB_RAS1#
VMB_CAS1#
VMB_WE1#

K2
L3
J4
K4
L4

VMB_RDQS6
VMB_RDQS4

F4
C8

A10
B4
E2
G9
J3
J9
M2
M10
P2
P10
T2
T10

VMB_DM6
VMB_DM4

E8
D4

VMB_WDQS6
VMB_WDQS4

G4
B8

+1.5V_VGA

T3

<20,21> DRAM_RST_M
VMB_ZQ4

Should be 240
Ohms +-1%

B2
B10
D2
D9
E3
E9
F10
G2
G10

R402
243/F_4

C372
0.1U/10V_4

R429
4.99K/F_4

C375
1U/6.3V_4

C282
1U/6.3V_4

VMB_DQ36
VMB_DQ33
VMB_DQ38
VMB_DQ32
VMB_DQ39
VMB_DQ35
VMB_DQ37
VMB_DQ34

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

+1.5V_VGA

BA0
BA1
BA2

CK
CK
CKE/CKE0

B3
D10
G8
K3
K9
N2
N10
R2
R10

VDD#B3
VDD#D10
VDD#G8
VDD#K3
VDD#K9
VDD#N2
VDD#N10
VDD#R2
VDD#R10

DML
DMU

RESET
ZQ/ZQ0

C672
0.1U/10V_4

C279
1U/6.3V_4

+1.5V_VGA

C369
1U/6.3V_4

C719
10U/6.3VS_6

B2
B10
D2
D9
E3
E9
F10
G2
G10

NC
NC
NC
NC

VSSQ#B2
VSSQ#B10
VSSQ#D2
VSSQ#D9
VSSQ#E3
J2
NC/ODT1
VSSQ#E9
L2
NC/CS1
VSSQ#F10
J10
NC/CE1
VSSQ#G2
L10
NC/ZQ1
VSSQ#G10
100-BALL
SDRAM DDR3
H5TQ2G63BFR-11C

+1.5V_VGA

R404
4.99K/F_4

R423
4.99K/F_4

VREFD_VMB3

R137
4.99K/F_4

R459
4.99K/F_4

C720
0.1U/10V_4

C242
0.1U/10V_4

R83
4.99K/F_4

C122
0.1U/10V_4

R403
4.99K/F_4

+1.5V_VGA

C673
1U/6.3V_4

C722
1U/6.3V_4

A10
B4
E2
G9
J3
J9
M2
M10
P2
P10
T2
T10

VSS#A10
VSS#B4
VSS#E2
VSS#G9
VSS#J3
VSS#J9
VSS#M2
VSS#M10
VSS#P2
VSS#P10
VSS#T2
VSS#T10

DQSL
DQSU

+1.5V_VGA

A2
A9
C2
C10
D3
E10
F2
H3
H10

ODT/ODT0 VDDQ#A2
CS /CS0
VDDQ#A9
RAS
VDDQ#C2
CAS
VDDQ#C10
WE
VDDQ#D3
VDDQ#E10
VDDQ#F2
DQSL
VDDQ#H3
DQSU
VDDQ#H10

VREFC_VMB4
R428
4.99K/F_4

C285
1U/6.3V_4

D8
C4
C9
C3
A8
A3
B9
A4

22

VREFD_VMB2

+1.5V_VGA

C286
1U/6.3V_4

VMB_DQ50
VMB_DQ53
VMB_DQ49
VMB_DQ52
VMB_DQ51
VMB_DQ55
VMB_DQ48
VMB_DQ54

R458
4.99K/F_4

C284
0.1U/10V_4

+1.5V_VGA

C288
1U/6.3V_4

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15/BA3

E4
F8
F3
F9
H4
H9
G3
H8

R84
4.99K/F_4

VREFD_VMB1

R152
4.99K/F_4

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

+1.5V_VGA

R153
4.99K/F_4

VREFC_VMB1

L9
A1
T1
A11
T11

VREFCA
VREFDQ

+1.5V_VGA

VREFC_VMB3

C289
1U/6.3V_4

VMB_DQ63
VMB_DQ57
VMB_DQ61
VMB_DQ58
VMB_DQ62
VMB_DQ56
VMB_DQ60
VMB_DQ59

+1.5V_VGA

VDD#B3
VDD#D10
VDD#G8
VDD#K3
VDD#K9
VDD#N2
VDD#N10
VDD#R2
VDD#R10

VSSQ#B2
VSSQ#B10
VSSQ#D2
VSSQ#D9
VSSQ#E3
J2
NC/ODT1
VSSQ#E9
L2
NC/CS1
VSSQ#F10
J10
NC/CE1
VSSQ#G2
L10
NC/ZQ1
VSSQ#G10
100-BALL
SDRAM DDR3
H5TQ2G63BFR-11C

+1.5V_VGA

R136
4.99K/F_4

VREFC_VMB2

C381
10U/6.3VS_6

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

E4
F8
F3
F9
H4
H9
G3
H8

+1.5V_VGA

R193
4.99K/F_4

R194
4.99K/F_4

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15/BA3

C594

VMB_CLK1#

Should be 240
Ohms +-1%

+1.5V_VGA

L9

VREFCA
VREFDQ

VREFC_VMB3
VREFD_VMB3

C733
1U/6.3V_4

C729
1U/6.3V_4

C728
1U/6.3V_4

C727
1U/6.3V_4

C725
1U/6.3V_4

C723
1U/6.3V_4

C120
10U/6.3VS_6

+1.5V_VGA

C115
1U/6.3V_4

C595
0.1U/10V_4

VREFD_VMB4

R424
4.99K/F_4

C658
0.1U/10V_4

+1.5V_VGA

C245
1U/6.3V_4

C240
1U/6.3V_4

C121
1U/6.3V_4

C118
1U/6.3V_4

C244
1U/6.3V_4

C357
1U/6.3V_4

C239
1U/6.3V_4

C648
10U/6.3VS_6

+1.5V_VGA

C649
1U/6.3V_4

C660
1U/6.3V_4

C662
1U/6.3V_4

C663
1U/6.3V_4

C593
1U/6.3V_4

C633
1U/6.3V_4

C641
1U/6.3V_4

C629
0.1U/10V_4

C620
0.1U/10V_4

C597
0.1U/10V_4

C591
0.1U/10V_4

C592
C624
0.1U/10V_4 0.1U/10V_4

C588
1U/6.3V_4

+1.5V_VGA

C374
0.1U/10V_4

C280
0.1U/10V_4

C287
0.1U/10V_4

C373
0.1U/10V_4

C376
0.1U/10V_4

C281
0.1U/10V_4

C370
C371
0.1U/10V_4 0.1U/10V_4

C674
0.1U/10V_4

C661
0.1U/10V_4

C675
0.1U/10V_4

C726
0.1U/10V_4

C724
0.1U/10V_4

C730
0.1U/10V_4

C686
C721
0.1U/10V_4 0.1U/10V_4

C166
0.1U/10V_4

C128
0.1U/10V_4

C243
0.1U/10V_4

C238
0.1U/10V_4

C241
0.1U/10V_4

C123
0.1U/10V_4

C125
C124
0.1U/10V_4 0.1U/10V_4

C655
0.1U/10V_4

C654
0.1U/10V_4

PROJECT : R33
Quanta Computer Inc.
<18,20,21,43> +1.5V_VGA

+1.5V_VGA

NB5

Size
Custom

Document Number

<18,20,21,43> +1.5V_VGA

+1.5V_VGA

Rev
1A

VRAM-B (DDR3 BGA96)

Date: Wednesday, August 31, 2011

Sheet

22

of

43

LID Switch

R17

R23

47K_4

+3VS5

R18

*47K_4

+3VPCU

100K/F_4

LID_EC#

*RB500V-40

Q5
*PDTC144EU

Close to EC
EMI request

<6> TXUCLKOUT<6> TXUCLKOUT+


<6>
TXUOUT0+
<6> TXUOUT0<6>
TXUOUT1+
<6> TXUOUT1<6>
TXUOUT2+
<6> TXUOUT2-

TXUCLKOUTTXUCLKOUT+
TXUOUT0+
TXUOUT0TXUOUT1+
TXUOUT1TXUOUT2+
TXUOUT2-

<6> EDIDCLK
<6> EDIDDATA

EDIDCLK
EDIDDATA

<6> LVDS_BLON
<6> DISP_ON
<6> DPST_PWM

LVDS_BLON
DISP_ON
DPST_PWM

<30,31>

LCD_BK

EDIDCLK
EDIDDATA

RF

C9
*10P/50V_4

C10
*10P/50V_4

+3V

EDIDCLK
EDIDDATA
TXLOUT0C8
1000P/50V_4 TXLOUT0+
TXLOUT1TXLOUT1+
TXLOUT2TXLOUT2+
TXLCLKOUTTXLCLKOUT+
TXUOUT0TXUOUT0+
TXUOUT1TXUOUT1+
TXUOUT2TXUOUT2+

LVDS_BLON R21

100K/F_4
TXUCLKOUTTXUCLKOUT+

100mA

R14

+3V

*0_4/S

+3V_CAM
<27> DIGITAL_D1
<27> DIGITAL_CLK

+VIN_BLIGHT
C12
*0.01U/16V_4
+VIN

L5

FBM2125 HM330-T +VIN_BLIGHT

C6
C11

0.1U/25V_4
0.01U/25V_4

EMI

C20
*10P/50V_4

Please note that 2011 camera is +3V a We do not need to use 5V -> 3.95V regulator!

follow L6 location

+VIN

C22
4.7U/25V_8

C21
*4.7U/6.3V_6

R5
0_4
DIGITAL_CLK_L
L10
SBK160808T-601Y-N/0.2A_6
+3V_CAM
USBP4-_R
1
2
<8>
USBP4C30
USBP4+_R
4
3
<8>
USBP4+
L6
*10P/50V_4
VADJ1
WCM2012-90
BLON_CON
+VIN_BLIGHT

C32
0.1U/25V_4

C83
*0.1U/25V_4

C39
*0.1U/25V_4

C458
*0.1U/25V_4

USBP4-

R8

*0_4 USBP4-_R

USBP4+

R9

*0_4 USBP4+_R

G_0

+3VLCD_CON

C31
100P/50V_4

<8>

R11

1K/F_4
D6

22P/50V_4

2.2K_4
2.2K_4

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

G_1

G_2

G_3

G_4

G_5

LVDS_BLON

BLON_CON
RB500V-40

TXLCLKOUT+
TXLCLKOUTTXLOUT0+
TXLOUT0TXLOUT1+
TXLOUT1TXLOUT2+
TXLOUT2-

C7*0.047U/10V_4
1
2

C14
*0_4/S PN_BLON
D5

<6> TXLCLKOUT+
<6> TXLCLKOUT<6>
TXLOUT0+
<6> TXLOUT0<6>
TXLOUT1+
<6> TXLOUT1<6>
TXLOUT2+
<6> TXLOUT2-

C13*0.047U/10V_4
1
2

R22

23

+3V
R6
R7

<30> EMU_LID

CN5
GS12401-1011-9H
DFHS40FS050
GS12407-11141-9H-40P-R
DPST_PWM
<30> PWM_VADJ

R12
R10

VADJ1

*0_4/S
*1K/F_4

C5

33P/50V_4

+VIN

C28
4.7U/25V_8

C19
0.1U/25V_4

+3V

+3VLCD
+3VLCD_CON
U6

IN

GND

ON/OFF

L11
TI201209U600_8

R31

0_4

DISP_ON_L

C45
C41
0.01U/16V_4 0.1U/10V_4

<6> DISP_ON

OUT

IN

1U/6.3V_4

C42

C38
10U/6.3V_8

IC(5P) G5243AT11U
R30
100K/F_4

PROJECT : R33
Quanta Computer Inc.

<2,6,7,8,9,10,12,13,14,18,24,25,26,27,28,29,30,31,32,33,39,40,42,43>
+3V
<7,30,31,34,35> +3VPCU
<7,10,18,24,25,27,31,32,33,39> +5V
<32,34,39,43> +12VALW
<34,35,36,37,38,39,41,42,43> +VIN

NB5

Size
Custom

Document Number

Date: Wednesday, August 31, 2011


1

Rev
1A

LCD CONN/LID/CAM
Sheet

23
8

of

43

24
16

CRT PORT
A

CRT_R_1

L9

BK1608LL680

CRT_R1

CRT_G_1

L8

BK1608LL680

CRT_G1

CRT_B_1

L7

BK1608LL680

CRT_B1

R16 R13 R15

6
1
7
2
8
3
+5V_HDMIC 9
4
10
5

C23
C24

C29

C26

5.6P/16V_4

5.6P/16V_4

C25

C27

11
12

CRTDDCDAT2

13

CRTHSYNC

C18

10P/50V_4

14

CRTVSYNC

C15

10P/50V_4

15

CRTDDCCLK2

C17

C16

*470P/50V_4

*470P/50V_4

5.6P/16V_4

<6>
<6>
<6>
<6>

CRT_R_1
CRT_G_1
CRT_B_1
HSYNC_COM_1
VSYNC_COM_1
DDCCLK_1
DDCDATA_1

<6> CRT_R
<6> CRT_G
<6> CRT_B
HSYNC_COM
VSYNC_COM
DDCCLK
DDCDATA

5.6P/16V_4 5.6P/16V_4

5.6P/16V_4

17

150/F_4
150/F_4
150/F_4

CRT CONN
CN14

EMI

DFDS15FR295
DSUB-070546HR015M52TZR-15P

+5V
U5
+5V_CRT2

CRT_BYP

7
8

C35

0.22U/25V_6

+3V
CRT_R1
CRT_G1
CRT_B1

16
14

VCC_SYNC SYNC_OUT2
SYNC_OUT1
VCC_DDC
BYP
SYNC_IN2
VCC_VIDEO SYNC_IN1

3
4
5

VIDEO_1
VIDEO_2
VIDEO_3

DDC_IN1
DDC_IN2

10
11

DDC_OUT1
DDC_OUT2

9
12

GND

CRT_VSYNC1
CRT_HSYNC1

R19
R20

CRTVSYNC
CRTHSYNC

22_4
22_4

VSYNC_COM_1
HSYNC_COM_1

15
13

+5V_CRT2
R27
2.2K_4

DDCCLK_1
DDCDATA_1

R24
2.2K_4

VGA_DDC_CLK_RT
VGA_DDC_DAT_RT

CRTDDCCLK2
CRTDDCDAT2

IP4772
+3V
DDCCLK_1
DDCDATA_1

+5V_HDMIC

+5V_HDMIC 2
RB501V-40

R26
R25

2.7K_4
2.7K_4

+5V_CRT2

D7

PCH BKT

HOLE
H7
H14
*h-tc354bsd110x130p2*H-C354I150D110P2

H13
*H-TC248BC197D150P2

H9
*H-TC248BC197D150P2

H10
*h-tsbsd228x110p2

H12
*H-TC248BC197D150P2

H6
H5
*h-tc354bsd110x130p2*h-tc354bsd110x130p2

H18
*H-C354I150D110P2

H20
H-TC315BC177D122P2

H15
*H-C354I150D110P2

VGA BKT

H21
H-TC315BC177D122P2

Nut PN:MBUL1001010
CPU BKT

H11
*intel-cpu-bkt2

H22
*SPAD-CXX-1

H19
*h-c276d110p2

PROJECT : R33
Quanta Computer Inc.

4
3
1

H8
H16
H17
*H-C236I150D110P2 *H-C276I150D110P2 *H-C197D110P2

NB5

Size
Custom

Document Number

Date: Wednesday, August 24, 2011


1

Rev
1A

CRT,Hole
Sheet

24
8

of

43

25

EMI request
+3V

C586
0.1U/10V_4

Add for EMI

EMI request
+5V_HDMIC

+5V_HDMIC

C104
0.1U/10V_4

C101
220P/50V_4

EMI request

IN_CLK#
IN_CLK
IN_D0#
IN_D0
IN_D1#
IN_D1
IN_D2#
IN_D2

IN_CLK#
IN_CLK
IN_D0#
IN_D0
IN_D1#
IN_D1
IN_D2#
IN_D2

C141
C148
C180
C189
C157
C169
C200
C210

0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4

C_TXC_HDMIC_TXC_HDMI+
C_TX0_HDMIC_TX0_HDMI+
C_TX1_HDMIC_TX1_HDMI+
C_TX2_HDMIC_TX2_HDMI+

+3V

HDMI_SCL_R

SDVO_CLK
SDVO_DATA

<6> SDVO_CLK
<6> SDVO_DATA

3HDMI_SCLK

1
+3V

HDMI_SCL_R
HDMI_SDA_R

C_TX2_HDMI-

C_TX1_HDMI+ R107

150/F_4

C_TX1_HDMI-

C_TX0_HDMI+ R116

150/F_4

C_TX0_HDMI-

150/F_4

C_TXC_HDMI-

R98

C_TX2_HDMI+
C_TX2_HDMIR418
2.2K_4

<6>
<6>
<6>
<6>
<6>
<6>
<6>
<6>

150/F_4

C_TXC_HDMI+

DISCRETE HDMI I2C SELECT


Close to HDMI Connector

close to HDMI conn

C_TX2_HDMI+ R126

CN19

C_TX1_HDMI+
C_TX1_HDMI-

C_TX2_HDMI+
C_TX2_HDMIC_TX1_HDMI+
C_TX1_HDMI-

C_TX0_HDMI+
C_TX0_HDMI-

C_TX0_HDMI+
C_TX0_HDMI-

C_TXC_HDMI+
C_TXC_HDMI-

Q36
2N7002

C_TXC_HDMI+
C_TXC_HDMI-

SHELL1
SHELL2
SHELL2
SHELL2

20
21
22
23

D2 Shield
D1 Shield
D0 Shield
CK Shield
GND

2
5
8
11
17

15
16

DDC CLK CE Remote


DDC DATA
NC

13
14

18

+5V

1
3
4
6
7
9

D2+
D2D1+
D1D0+
D0-

10
12

CK+
CK-

HDMI_HPD_CON

HDMI_HPD_3V

R408
2.2K_4

HDMI_SCLK
HDMI_SDATA

1A

<6> HDMI_HPD_CON

HDMI_SDA_R

HDMI_SDATA

+5V

Q35
2N7002

+5V_HDMIC

FUSE1.1A8V_POLY
2
1
F5
HDMI_HPD

HDMI_HPD_L
*0_6/S
L47

+3V

C598
220P/50V_4

reserve for Intel DG

reserved for EMI

19

HP DET

HDMI CONN
VC5
*AVLC5S_4
DFHD19MR191
hdmi-2he1608-000111f-19p-ldv

R139

680_4/F

C_TX2_HDMI-

R109

680_4/F

C_TX1_HDMI+

R105

680_4/F

C_TX1_HDMI-

R119

680_4/F

C_TX0_HDMI+

R115

680_4/F

C_TX0_HDMI-

R102

680_4/F

C_TXC_HDMI+

R94

680_4/F

C_TXC_HDMI-

HDMI_HPD_3V

Q6
MMBT3904-7-F
2 HDMI_DET_R

D9
RB501V-40

HDMI_HPD

HDMI_SCLK

0.1U/10V_4

NB5

Size
Custom

Document Number

Rev
1A

HDMI CONN

Date: Wednesday, August 24, 2011


4

HDMI_SDATA

PROJECT : R33
Quanta Computer Inc.

R399
*200K/F_4
R34
10K/F_4

R87
2.2K_4

R32

200K/F_4

2
D10
RB501V-40

R90
2.2K_4

100K_4
C255

+5V_HDMIC

R123

*0_4/S
Q13
2N7002K
2

C_TX2_HDMI+

R132
D

680_4/F

*10P/50V_4

+3V
R127

+5V_HDMIC

+5V

HDMI_SCLK

HDMI_HPD

HDMI_SDATA

Q9
*2N7002

C135

C131

HDMI_HPD_3V

*10P/50V_4

R38
*1M_4

Sheet

25
8

of

43

26
PLTRST#

<8> CLK_PCIE_REQ2#

*0_4/S CLK_PCIE_REQ2#_R

R365

24
23
22
21
20
19

SD_CD#
SD_WP

CLK_PCIE_REQ2#

CLK_PCIE_REQ2#_R
PLTRST#

<2,8,14,29,30,33> PLTRST#

CLKREQ#
PERST#
MS_INS#
SD_CD#
SP7
GPIO

U20

PCIE_TXP3_CARD
PCIE_TXN3_CARD
CLK_PCIE_CARDP
CLK_PCIE_CARDN
PCIE_RXP3_CARD
PCIE_RXN3_CARD

C550
C547

0.1U/10V_4
0.1U/10V_4

1
2
3
4
5
6

PCIE_RXP3_CARD_C
PCIE_RXN3_CARD_C

HSIP
HSIN
REFCLKP
REFCLKN
HSOP
HSON

Close to chip pin

RTS5229

18
17
16
15
14
13

SP6
SP5
SP4
DV33_18
SP3
SP2

SD_D2_R R366
SD_D3_R R364
SD_CMD_RR362
DV33_18
SD_CLK_R R361
SD_D0_R R359

SD_D2
0_4
0_4
SD_D3
0_4 SD_CMD
22_4
0_4

AV12
RREF
3V3_IN
CARD_3V3
DV12_S
SP1

<8>
<8>
<8>
<8>
<8>
<8>

C548

10P/50V_4

DV33_18

7
8
9
10
11
12

25 GND

SD_CLK
SD_D0

DV12_S

AV12
RREF

C551
1U/10V_4

R358
SD_D1_R

SD_D1
0_4

Close to chip pin


C539

C542

+3V
R357
+3V

4.7U/6.3V_6

0.1U/10V_4
6.2K/F_4
C538

Reserve for EMI


C544

C540

0.1U/10V_4

4.7U/6.3V_6

SD_D0
SD_D1
SD_D2
SD_D3

C543

10U/6.3V_8

0.1U/10V_4

C545
C541
C557
C552

*5.6P/16V_4
*5.6P/16V_4
*5.6P/16V_4
*5.6P/16V_4

+3VCARD

SD / MMC
CARD READER

CN12

CLOSE CONN

C844

SD_D0
SD_D1
SD_WP

+3VCARD

C843

SD_CLK

DAT2
DAT3
CMD
C/D
VSS1
VDD
CLK
VSS2
DAT0
DAT1
W/P
GND
GND
GND
GND

C847
0.1U/10V_4

+3VCARD

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

*0.1U/10V_4

SD_D2
SD_D3
SD_CMD
SD_CD#

10U/6.3V_8

CARDREADER CONN

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Rev
1A

RTS5229 & CR SOCKET

Date: Thursday, August 25, 2011

Sheet
1

26

of

43

<7,10,18,24,25,31,32,33,39>

27

+5V

+5V_AVDD

C832
C836
10U/6.3VS_6 1U/6.3V_4

C857
10U/6.3VS_6

+4.75VAVDD

+4.75VAVDD

C825
1U/6.3V_4

C831
0.1U/10V_4

33_4

R619
C861
R617
C862

ACZ_SDOUT_AUDIO

<7> ACZ_SYNC_AUDIO

HD_SDIN0

*0_4/S HD_SDOUT
*10P/50V_4
*0_4/S HD_SYNC
*10P/50V_4

<7> ACZ_RST#_AUDIO
C866

TO Digital MIC

<23> DIGITAL_CLK
<23> DIGITAL_D1

DMIC_CLK_R
100_4
*0_4/S DMIC0
10P/50V_4

D19

HDA_SDO

HDA_SYNC

HDA_RST#

2
3

DMIC_CLK/GPIO1
DMIC0/GPIO2

10K_4
ADC_EAPD#

VOLMUTE#

HDA_SDI

40

CAP-

21
32

PVDD
PVDD

33
39

SENSE_A

11

SENSE_A

SENSE_B

12

SENSE_B

HP0_PORT_A_L
HP0_PORT_A_R
VREFOUT_A_or_F

29
C830
4.7U/6.3V_6
CAP+

CAP-

30

CAP+

24
27
36

AVSS
AVSS
AVSS

41

Check SB side and


vendor reply it
should reserve only

AGND

EN

C874
0.1U/10V_4

Analog

DAP

C842
1U/6.3V_4

SENSE_A <28>

C850
0.1U/10V_4

HPOUT_L <28>

26

HPOUT_R

PORT_C_L
PORT_C_R
VREFOUT_C

15
16
20

MIC_L
MIC_R
VREFOUT_C

PORT_D_L+
PORT_D_L-

34
35

L_SPK+
L_SPK-

PORT_D_R+
PORT_D_R-

38
37

R_SPK+
R_SPK-

PORT_F_L
PORT_F_R

13
14
10

CAP2

18

VREFFILT

17

SENSE_A

SENSE_B

Close to CODEC

AGND SHIELD

HPOUT_R <28>
MIC_L
<28>
MIC_R
<28> TO
VREFOUT_C <28>

+5V

R607

2.49K/F_4

C851

1000P/50V_4

R604

100K/F_4

C848

*1000P/50V_4

+5V_AVDD
AGND
+5V_AVDD
AGND

TO Headphone jack

AGND SHIELD

Audio Jack MIC


+5V_AVDD

TO Internal Speakers
C10625 close C10629, and C10625
close Chip

R605
10K_4

C855
0.1U/10V_4

PC_BEEP

C849
10U/6.3VS_6

AGND SHIELD

HPOUT_L

10K_4

>40mils trace

AGND

25

C873
1U/6.3V_4

AGND
R614

+5V

22
23
19

C870
0.047U/10V_4

Vset=1.242V

AMP_BEEP

C852
0.1U/10V_4

check value
AMP_BEEP_L

AMP_BEEP_R2
100K/F_4

R611

V-

28

VREG

31

C864
R610
10K_4

C859
0.01U/25V_4

ACZ_SPKR <7>
1000P/50V_4

2N7002
Q45

R10453 close R10454

+3V

GND

TPS793475DBVR

AGND

Close to CODEC

HP1_PORT_B_R

EAPD

RB500V-40

Close to CODEC

AVDD
AVDD

HP1_PORT_B_L

C872

<30>

HDA_BITCLK

10P/50V_4

R612
R613

R609

+3V

BYP

HDA Bus<7>

R621

ACZ_SDIN0

DVDD

Vin

AGND

Digital

<7>

*0_4/S HD_BCLK

R620

<7> BIT_CLK_AUDIO

DVDD_LV

Vout

AGND
AGND

C820
0.1U/10V_4

C810
1U/6.3V_4

U34

+5V
U35

*0_6/S

+3V_DVDD_CORE

C867
0.1U/10V_4

L58

>40mils trace

+3V
C858
1U/6.3V_4

+3V

Close to CODEC

Close to CODEC

<2,6,7,8,9,10,12,13,14,18,23,24,25,26,28,29,30,31,32,33,39,40,42,43>

92HD87

6/17

AGND

AGND

AGND

R618
4.7K_4

Check layout
mount location

R360

*0_8/S

ACZ_RST#_AUDIO

C863
0.01U/16V_4
ADC_CAP2

C876
33P/50V_4

L_SPK+
L_SPKR_SPKR_SPK+

L16
L15
L14
L13

L_SPK+_R
SBK160808T-221Y-N/0.2A_6
L_SPK-_R
SBK160808T-221Y-N/0.2A_6
SBK160808T-221Y-N/0.2A_6 R_SPK-_R
SBK160808T-221Y-N/0.2A_6 R_SPK+_R

C826
C829
4.7U/6.3V_6

AGND
C875
33P/50V_4

INT. SPEAKER

C845
10U/6.3VS_6

10U/6.3V_8

AGND

AGND

INT SPEAKER CONN

C840

1
2

ACZ_SDIN0

ADC_VREFFILT

ADC_V-

ADC_VREG

BIT_CLK_AUDIO

EMI Request

AGND

1U/6.3V_4

C47

220P/50V_4

C52

220P/50V_4

C57

220P/50V_4

C66

220P/50V_4

1
2
3
4
CN8
DFHD04MR142
3800-X04N-00X-4P-L

AGND

Close to CODEC

FOR EMI

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Wednesday, August 31, 2011


A

Rev
1A

Azalia 92HD80
E

Sheet

27

of

43

EMI request
USBP0-_C

C407

R218
USB30_TX1-_C C401

*Clamp-Diode

1A

0_4

L36
USBP0+_C

C412

<8>
<8>

*Clamp-Diode

4
1

USBP0USBP0+

+5V_USBP0
USBP0-_C
USBP0+_C

3
2

USB30_RX1-_C
USB30_RX1+_C

*WCM2012-90
R221
0_4

R227
USB30_RX1-_C C422

*Clamp-Diode

1
4

<8> USB30_RX1<8> USB30_RX1+


USB30_RX1+_C C419

0_4

USB30_TX1-_C
USB30_TX1+_C

*WCM2012-90

*Clamp-Diode

2
3

L38
R225

0_4

R208

0_4

28

CN21
USB3.0 CONN

1
2
3
4
5
6
7
8
9

VBUS
DD+
GND
SSRXSSRX+
GND
SSTXSSTX+

+5VS5

2
3
4
1

<30> USBPW_ON#

13
12
11
10

*Clamp-Diode

1
2
3
4
5
6
7
8
9

U30

80 mils (Iout=2A) +5V_USBP0

VIN1
VIN2
EN
GND

OUT3
OUT2
OUT1
OC

8
7
6
5

+5V_USBP0

C793
1U/6.3V_4 G547N2P81U

13
12
11
10

USB30_TX1+_C C383

C739
1000P/50V_4

USB3.0 X 2/USB2.0 COMBO

USB 3.0

*Clamp-Diode

C741
C740
C791
C787

470P/50V_4
0.1U/10V_4
470P/50V_4
0.1U/10V_4

C782

100U/25V

*WCM2012-90
C395
C387

<8> USB30_TX1<8> USB30_TX1+

0.1U/10V_4
0.1U/10V_4

USB30_TX1-_R
USB30_TX1+_R

1
4

2
3

L35
R203

Right SIDE USBX1


EMI request

USBP1-_C

C465

*Clamp-Diode

1A

0_4

L41
USBP1+_C

C476

<8>
<8>

*Clamp-Diode

4
1

USBP1USBP1+

USBP1-_C
USBP1+_C

3
2

USB30_RX2-_C
USB30_RX2+_C

*Clamp-Diode
R249
USB30_RX2-_C C479

*Clamp-Diode

USB30_RX2+_C C478

0_4

USB30_TX2-_C
USB30_TX2+_C

*WCM2012-90

1
4

<8> USB30_RX2<8> USB30_RX2+


*Clamp-Diode

*0_4 USBP9-_R

USBP9+

R28

*0_4 USBP9+_R

2
3

L42
R247

0_4

R243

0_4

1
2
3
4
5
6
7
8
9

+5VS5

CN22
USB3.0 CONN

1
2
3
4
5
6
7
8
9

C43

VBUS
DD+
GND
SSRXSSRX+
GND
SSTXSSTX+

<8>
<8>

L12

C36

1
2
3
4
5
6
7
8
9
10
11
12

USBPW_ON#
USBP9-_R
USBP9+_R

1
4
WCM2012-90

<7> SATA_LED#
<30> PWRLED_RIGHT

SATA_LED#
1000P/50V_4
PWRLED_RIGHT
1000P/50V_4

C37

0.1U/10V_4

2
3

USBP9USBP9+

13
12
11
10

R29

13
12
11
10

USB30_TX2+_C C447

C765
1000P/50V_4

+5V_USBP0

*WCM2012-90
R245
0_4
B

USB 3.0

*Clamp-Diode
R244

USB30_TX2-_C C457

USBP90_4

+3V
<8>

ACC_LED#

CN6
USB CONN

*WCM2012-90
C455
C451

<8> USB30_TX2<8> USB30_TX2+

0.1U/10V_4
0.1U/10V_4

USB30_TX2-_R
USB30_TX2+_R

1
4
L40
R242

2
3

EMI request
USBPW_ON# C40

220P/50V_4

0_4

Line out
CN24

AGND SHIELD
AGND SHIELD
C

AGND SHIELD

<27>

HPOUT_L

<27>

HPOUT_R

HPOUT_L

R327

16/F_4

HPOUT_L1

HPOUT_R

R313

16/F_4

HPOUT_R1

R317

*20K/F_4

R333

*20K/F_4

BLM18BD601SN1D
L46
BLM18BD601SN1D
L45

3
1
4
2
5
6

HPOUT_L2
HPOUT_R2

HP-JACK-BLACK

VC10

*AVLC5S_4

AGND

C507

1000P/50V_4

C522

1000P/50V_4

VC11
*AVLC5S_4

VC9
*AVLC5S_4

Normal Open

C526
C518
0.1U/10V_4 0.1U/10V_4

SENSE_PHONE

AGND
AGND
SENSE_PHONE
SENSE_MIC

R312
R283

SENSE_A

20K/F_4

SENSE_A <27>
C486

1U/6.3V_4

R297

3.9K/F_4

10K/F_4 SENSE_A
<27> VREFOUT_C

VREFOUT_C

R300
VC6

MIC

AGND

3.9K/F_4

CN23

*AVLC5S_4
AGND

<27>

MIC_L

<27>

MIC_R

MIC_L

C799

2.2U/6.3V_6

MIC_L1

MIC_R

C794

2.2U/6.3V_6

MIC_R1

AGND

BLM18BD601SN1D
L44
BLM18BD601SN1D
L43
C485

220P/50V_4

C491

220P/50V_4

3
1
4
2
5
6

MIC_IN_L
MIC_IN_R

VC7
*AVLC5S_4

COMPONENT CHOICES:
The selection of ferrite beads can have a large effect on
THD+N, causing failures versus the WLP requirements.
At this time, IDT has verified three ferrite beads that will
meet the WLP performance requirements:
Murata: BLM18BD601SN1
TDK: MMZ1608Y601BTA
Taiyo Yuden: LF BK 1608HM601-T

VC8
*AVLC5S_4

HP-JACK-BLACK
AGND

Normal Open
D

SENSE_MIC
AGND

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Monday, August 29, 2011


1

Rev
1A

USB/BT/Audio JacK
Sheet

28
8

of

43

29

+3V_LAN

For EMI 0 ~ 22 ohm


+3VLANVCC
R54
10_4

LAN_XTAL1

XTAL1

C79
0.1U/10V_4

C76

C97

C85

0.1U/10V_4

0.1U/10V_4

0.1U/10V_4

+1.05V_LAN

Y5
XTAL2

R55

GND VIA x 9 Pcs

R56

1K/F_4

+3V_LAN

LAN_GLINK100#

C77
0.01U/100V_0603

LAN_MX0-

TD-

CMT

15

LAN_MCT1

CT

TX-

14

MDI0-

LAN_MX1+

RD+

RX-

MDI1-

LAN_MX1-

RD-

CT

10

LAN_MCT0

CT

RX+

11

C46

V_DAC2

V_DAC1
MDI1+
C72
0.01U/25V_4

NS681684

10P/3KV_1808

48
47
46
45
44
43
42
41
40
39
38
37

RTL8105E

LAN_GLINK10# R57

10K/F_4

LAN_ECS_SCL R58
PCIE_WAKE#

R62
1K_4

10K/F_4
+1.05V_LAN
PCIE_WAKE# <6,33>

ISOLATEB

+3V_LAN

ISOLATEB
PLTRST#

if ISOLATEB pin
pull-low,the LAN
chip will not drive
it's PCI-E outputs
( excluding
PCIE_WAKE# pin )

PLTRST# <2,8,14,26,30,33>

16

36
35
34
33
32
31
30
29
28
27
26
25

R60
15K/F_4

R53

TX+

+1.05V_LAN

<8> PCIE_CLKREQ_LAN#

PCIE_CLKREQ_LAN# R63

EVDD10

C64
0.01U/100V_0603

TD+

+3V

REGOUT
VDDREG
VDDREG
ENSW REG
EEDI
LED3/EEDO
EECS
DVDD10
LANW AKEB
DVDD33
ISOLATEB
PERSTB

13
14
15
16
17
18
19
20
21
22
23
24

R51

MDI0+

MDIP0
MDIN0
AVDD10
MDIP1
MDIN1
AVDD10(NC)
MDIP2(NC)
MDIN2(NC)
AVDD10(NC)
MDIP3(NC)
MDIN3(NC)
AVDD33(NC)

DVDD10
SMBCLK(NC)
SMBDATA(NC)
CLKREQB
HSIP
HSIN
REFCLK_P
REFCLK_N
EVDD10
HSOP
HSON
GND

MDI1+
MDI1-

U8
LAN_MX0+

1
2
3
4
5
6
7
8
9
10
11
12

AVDD33
AVDD33
RSET
AVDD10
CKXTAL2
CKXTAL1
AVDD33
DVDD10(NC)
LED0
DVDD33
GPO/SMBALERT
LED1/EESK

GND
MDI0+
MDI0-

75_4

LAN_GPIOS

C71
33P/50V_4
U9

75_4

LAN_TX#

+3V_LAN

LAN_CLKRQ

C70
33P/50V_4

LANRSET

2.49K/F_4

XTAL2
XTAL1

2
25MHz

49

*0_4/S

PCIE_RXN2_LAN_L

C107

0.1U/10V_4

PCIE_RXP2_LAN_L

C110

0.1U/10V_4

PCIE_RXN2_LAN <8>
PCIE_RXP2_LAN <8>

PCIE_TXP2_LAN
PCIE_TXN2_LAN

<8> PCIE_TXP2_LAN
<8> PCIE_TXN2_LAN

CLK_PCIE_LANP
CLK_PCIE_LANN

<8> CLK_PCIE_LANP
<8> CLK_PCIE_LANN

RJ45

+3V_LAN
+1.05V_LAN

C106
0.1U/10V_4

C78
0.1U/10V_4

R444

330_4

C707

1000P/50V_4
LAN_YLED
LAN_YLED#

+1.05V_LAN

8
7
6
5
4
3
2
1

LAN_MX1-

C105
0.1U/10V_4
C93
0.1U/10V_4

C92
0.1U/10V_4

C109
C108
0.1U/10V_4 0.1U/10V_4

LAN_MX1+
LAN_MX0LAN_MX0+

FOR EMI
EVDD10

C90
1U/6.3V_4

+3V_LAN

R425

LAN_GLED
LAN_GLED#

330_4

CN20

11
12

9
10

LED_AMBER_P
LED_AMBER_N
RX1RX1+
RX0TX1TX1+
RX0+
TX0TX0+

GND1

14

R452

0_4

GND

13

R422

0_4

LED_W HITE_P
LED_W HITE_N

C98
0.1U/10V_4
LAN_GLINK100#

LAN_GLED#

LAN_TX#

LAN_YLED#

RJ45_CONN
C690
1000P/50V_4

C667
1000P/50V_4

Link

C234

C366

*1000P/50V_4

*1000P/50V_4

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Rev
1A

RTL 8105E/RJ45

Date: Wednesday, August 24, 2011


1

Sheet

29

of

43

+3VPCU

U14

MY0
MY1
MY2
MY3
MY4
MY5
MY6
MY7
MY8
MY9
MY10
MY11
MY12
MY13
MY14
MY15
MY16
MY17

<31> GPUT_CLK

For GPU thermal <31> GPUT_DATA


<31>
<34,39>
<31>
<31>

TPLED#
ACIN
TPCLK
TPDATA

MX0
MX1
MX2
MX3
MX4
MX5
MX6
MX7

55
56
57
58
59
60
61
62

MY0
MY1
MY2
MY3
MY4
MY5
MY6
MY7
MY8
MY9
MY10
MY11
MY12
MY13
MY14
MY15
MY16
MY17

39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
81
82

GPUT_CLK
GPUT_DATA
TPLED#
ACIN
TPCLK
TPDATA

83
84
85
86
87
88

BIOS_RD#
BIOS_WR#
BIOS_CS#

<9> PCI_SERR#
<40> GFX_HWPG

<6> SUS_PWR_ACK
<33> RF_LINK#
<7> PCH_SPI_CLK_R
<7> PCH_SPI_SO_R
<7> PCH_SPI_SI_R
<2> EC_PECI

USBPW_ON#
SUSON
MAINON
R209
*0_4
R202
0_4

<28> USBPW_ON#
<37,39>
SUSON
<34,36,37,38,39> MAINON
<7> PCH_SPI_CS0_R#
<7> PCH_SPI_CS1_R#

S5_ON

<35>
S5_ON
<6> AC_PRESENT
<34> MBATLED0#
<34> AC_LED_ON#
<31> WIRELESS_ON
<31> WIRELESS_OFF

97
98
99
100
101
102
103
104
105
106
107
108

KSI0/GPIO30
KSI1/GPIO31
KSI2/GPIO32
KSI3/GPIO33
KSI4/GPIO34
KSI5/GPIO35
KSI6/GPIO36
KSI7/GPIO37
KSO0/GPIO20
KSO1/GPIO21
KSO2/GPIO22
KSO3/GPIO23
KSO4/GPIO24
KSO5/GPIO25
KSO6/GPIO26
KSO7/GPIO27
KSO8/GPIO28
KSO9/GPIO29
KSO10/GPIO2A
KSO11/GPIO2B
KSO12/GPIO2C
KSO13/GPIO2D
KSO14/GPIO2E
KSO15/GPIO2F
KSO16/GPIO48
KSO17/GPIO49
PSCLK1/GPIO4A
PSDAT1/GPIO4B
PSCLK2/GPIO4C
PSDAT2/GPIO4D
PSCLK3/GPIO4E
PSDAT3/GPIO4F
RD
WR
SELMEM/SPICS
SELIO/GPIO50
SELIO2/GPIO43
D0/GPXD0
D1/GPXD1
D2/GPXD2
D3/GPXD3
D4/GPXD4
D5/GPXD5
D6/GPXD6
D7/GPXD7
A0/GPXA0
A1/GPXA1
A2/GPXA2
A3/GPXA3
A4/GPXA4
A5/GPXA5
A6/GPXA6
A7/GPXA7
A8/GPXA8
A9/GPXA9
A10/GPXA10
A11/GPXA11

C687

V18R

C384
4.7U/6.3V_6

Change to 1SS355 as Current loss


D16
1SS355

0.1U/10V_4

C676

AD_TYPE R433

10K_4

3920_RST#

R134
R431

100/F_4

AD_ID

<34>
Q14

AD0/GPI38
AD1/GPI39
AD2/GPI3A
AD3/GPI3B
DA0/GPO3C
DA1/GPO3D
DA2/GPO3E
DA3/GPO3F
PWM1/GPIOE
PWM2/GPIO10
FANPWM1/GPIO12
FANPWM2/GPIO13
FANFB1/GPIO14
FANFB2/GPIO15
SCL1/GPIO44
SDA1/GPIO45
SCL2/GPIO46
SDA2/GPIO47

63
64
65
66

TEMP_MBAT
AD_TYPE
AD_AIR
SYS_I

68
70
71
72

GPU_AC_BATT
BATSHIP

LAN_POWER <39>
GPU_AC_BATT <15>
BATSHIP <34>

21
23

PWM_VADJ
BLUELED

PWM_VADJ <23>

26
27
28
29
77
78
79
80

TEMP_MBAT <34>
AD_AIR
SYS_I

FAN_PWM
FAN1SIG
MBCLK
MBDATA
MBCLK2
MBDATA2

C680

<34>
<34>

GPIO7
GPIO8
GPIOA
GPIOB
GPIOC
GPIOD
GPIO11
GPIO16
GPIO17
GPIO18
GPIO19
GPIO1A

SUSB#

14
15

HWPG
R430

EMU_LID
FAN1SIG
ODD_PD

FAN_PWM <32>
<23>
<32>
<32>

MBCLK
MBDATA
MBCLK2
MBDATA2

<34>
<34> for Battery charge/charge
<8,13,33>
<8,13,33> for CPU thermal

16
17
18
19
25
30
31
32

SUSC#
PWRLED_RIGHT

KBSMI#1

34
36

VRON
NUMLED#

SUSB#

+3VPCU

R436

GPIO42
10K/F_4
R440

CIR_RX/GPIO40
GPIO41
GPIO42
GPIO52
GPIO53
GPIO54
GPIO55
GPIO56
GPIO57
GPIO58
GPIO59
XCLKO
XCLKI

Socket:

*10K/F_4

+3VPCU

and cap board


C415
10K/F_4
10K/F_4
4.7K_4
4.7K_4

BIOS_CS#
BIOS_SPI_CLK_I
BIOS_WR#
BIOS_RD#

NBSWON1#
QUICK_BUTTON#
MBCLK
MBDATA

<28>
RB500V-40

D15

GPIO33_E <7>

2N7002K
1

Q38

123

CRY2

C391

C703
*10P/50V_4

<31>

HOLD#

WP#

VSS

SPI_7P
R222

10K/F_4
B

R450

GPUT_CLK <31>
2.2K_4

C706
*10P/50V_4

+3VSUS

<15> DGPUT_DATA

R449

2.2K_4

GPUT_DATA <31>

L34

BLM15AG700SS1D(70,0.5A) BIOS_SPI_CLK_I

<23,31>
R223
33_4

20P/50V_4

If use PCH
SUSCLK should
change to 20P.

CRY1

11
24
35
94
113
69

10K/F_4

VDD

Q37
2N7002K

CAPSLED# <31>
PWR_LED# <31>
EC_PWROK <6,18>
RSMRST# <6>
VOLMUTE# <27>
LID_EC#

SPI_3P3
R240

CE#
SCK
SI
SO

TP SM bus

Reserve for ENE timing issue


MBCLK2
MBDATA2

QUICK_BUTTON#
EC_PECI <2>

1
6
5
2

AKE3GZN0Q01
SOIC8-8-1_27

VRON
<40>
NUMLED# <31>

QUICK_BUTTON#
R437
*0_4
GPIO42
DNBSWON#1
CAPSLED#
PWR_LED#
EC_PWROK
RSMRST#
VOLMUTE#
BIOS_SPI_CLK
LID_EC#

0.1U/10V_4

U18
R442
R52
R439
R441

<15> DGPUT_CLK

73
74
75
90
91
92
93
95
121
126
127

1M byte SPI EC ROM

EON AKE3GZN0Q01

+3V_VGA

122

DFHS08FS023

Low ==>UMA

NBSWON1# <31>
SLP_S5
<6>
EC_DEBUG1 <33>
EJECT#
<32>

0_4

PM_THRMTRIP# <2,9>

Hi ==> DIS/SG

<6>

SUSC#
<6>
PWRLED_RIGHT

+1.05V_VTT

220P/50V_4

AMIC AKE3GZP0801

HWPG
<35,36,37,38>
H_PROCHOT# <2,40>

0_4

4.7K_4
C236

*MMBT3904-7-F

+3VPCU

NBSWON1#
R434

3
C679
100P/50V_4

adapter select for EC

+3VPCU

GPIO4

R432
12.1K/F_4

0.1U/10V_4

*32.768KHZ
Y6

C34

Change to RB500 as Current loss

*0.1U/10V_4

HWPG
C411
22P/50V_4

C393
*18P/50V_4

C685

C406
DGPU_PR_EN
CRY2

R465

0_4

PCH_SUSCLK

KB3940QF A1

SCI1#

D17

2 RB501V-40

SIO_EXT_SCI# <7>

DNBSWON#1

D11

2 RB500V-40

DNBSWON#

KBSMI#1

D18

2 RB500V-40

SIO_EXT_SMI# <9>

<6>

*0.1U/10V_4

FAN1SIG
*0.1U/10V_4

Add Pin 117,103 for DSM,116 for Bluetooth

<6>

Delete T10 and tie pin 117 from

Lan for DSM

For +VIN noise

C392
0.1U/10V_4

L52
BLM18BA470SN1D

4.7U/6.3V_6

GND1
GND2
GND3
GND4
GND5
AGND

124

+3VPCU

+3VPCU_EC

119
120
128
89
76
DGPU_PR_EN_E 109
EC_GPXD1
110
112
114
R204
0_4
115
R205
0_4
116
R216
0_4
117
R206
0_4
118

SCI/GPIOE
GA20/GPIO0
KBRST/GPIO1
ECRST

30

+3VPCU

20
1
2
37

9
22
33
96
111
125
67

<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>

SCI1#
GATEA20
RCIN#
3920_RST#

VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
AVCC

+3VPCU_EC

MX0
MX1
MX2
MX3
MX4
MX5
MX6
MX7

CLKRUN#

SERIRQ
LFRAME
LAD0
LAD1
LAD2
LAD3
PCICLK
PCIRST/GPIO5
CLKRUN

adapter Type check

500mA

<31>
<31>
<31>
<31>
<31>
<31>
<31>
<31>

3
4
10
8
7
5
12
13
38

<9> EC_A20GATE
<9>
EC_RCIN#

SERIRQ
LFRAME#
LAD0
LAD1
LAD2
LAD3

<7>
SERIRQ
<7,33> LFRAME#
<7,33>
LAD0
<7,33>
LAD1
<7,33>
LAD2
<7,33>
LAD3
<8> CLK_33M_KBC
<2,8,14,26,29,33> PLTRST#
<6>
CLKRUN#

0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
0.1U/10V_4
*10U/6.3V_8

C694
C731
C714
C400
C378
C732
C299
C717
C698
C266

R464
100K_4
3920_RST#
+3V

FOR SG/DIS
<9,18,42,43> DGPU_PWROK

R212

4.7K_4

MBCLK2

R446

4.7K_4

MBDATA2

R426

*10K_4

GPIO33_E

+3VPCU

*0_4/S

R133

47K_4 C235

0.1U/10V_4

R435

10K/F_4

+3V

EC_GPXD1
R438

R211

<42,43> DGPU_PR_EN

*0_4/S

R443

*100K/F_4

BLUELED <33>

DGPU_PR_EN_E

C712

*10P/50V_4
R451

R210
*100K_4

CLK_33M_KBC
*10_4

DIS/SG==>NA
UMA==>100K

<2,4,10,38,40> +1.05V_VTT
<2,6,7,8,9,10,12,13,14,18,23,24,25,26,27,28,29,31,32,33,39,40,42,43>
+3V
<7,23,31,34,35> +3VPCU
<34,35> +5VPCU

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Rev
1A

EC (KB3940 A1)/ROM

Date: Wednesday, August 31, 2011

Sheet
8

30

of

43

KEYBOARD Con.

31

CN10
MY5
MY6
MY3
MY7

C91
C116
C126
C111

*220P/50V_4
*220P/50V_4
*220P/50V_4
*220P/50V_4

MY8
MY9
MY10
MY11

C113
C81
C151
C146

*220P/50V_4
*220P/50V_4
*220P/50V_4
*220P/50V_4

MY1
MY2
MY4
MY0

C95
C100
C102
C86

*220P/50V_4
*220P/50V_4
*220P/50V_4
*220P/50V_4

MX4
MX6
MX3
MX2

C82
C75
C89
C87

*220P/50V_4
*220P/50V_4
*220P/50V_4
*220P/50V_4

MX7
MX0
MX5
MX1

C69
C99
C84
C63

*220P/50V_4
*220P/50V_4
*220P/50V_4
*220P/50V_4

MY12
MY13
MY14
MY15
MY16
MY17

C130
C134
C138
C158
C170
C175

*220P/50V_4
*220P/50V_4
*220P/50V_4
*220P/50V_4
*220P/50V_4
*220P/50V_4

MX1
MX7
MX6
MY9
MX4
MX5
MY0
MX2
MX3
MY5
MY1
MX0
MY2
MY4
MY7
MY8
MY6
MY3
MY12
MY13
MY14
MY11
MY10
MY15
MY16
MY17

SI un-install

<30>
<30>

CAPSLED#
NUMLED#

+3V
R121 2
R125 2

CAPSLED#_R
1 200/F_6
NUMLED#_R
1 200/F_6
WIRELESS_ON_R
WIRELESS_OFF_R

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

<30>

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

MY[0..17]

MY[0..17]

<30>

MX[0..7]

MX[0..7]

KEYBOARD Con.
Co-layout for 17" only

KEYBOARD PULL-UP

CN9
MX1
MX7
MX6
MY9
MX4
MX5
MY0
MX2
MX3
MY5
MY1
MX0
MY2
MY4
MY7
MY8
MY6
MY3
MY12
MY13
MY14
MY11
MY10
MY15
MY16
MY17

RP6
+3VPCU

MY13
MY12
MY3
MY6

10
9
8
7
6

MY14
MY11
MY10
MY15

1
2
3
4
5
*10P8R-8.2K

+3VPCU

RP5
MY1
MY5
MY0
MY9
+3VPCU
DFFC32FR025
bl135h-32rla-tand-32p-l-smt

+3V

10
9
8
7
6

MY2
MY4
MY7
MY8

1
2
3
4
5
*10P8R-8.2K

R110
R114

*8.2K_4 MY16
*8.2K_4 MY17

*KB CONN

EC KB3930 has included K/B pull-up resistor and function


B

+5V

+5V
+3V

9/15 SI for H/W.

R128
1K/F_4

R124 2

R131 2

1 *200/F_6

<30> WIRELESS_OFF

1
C

DFFC32FR025
bl135h-32rla-tand-32p-l-smt

KB CONN

WIRELESS_OFF_R
Q12
PDTC144EU

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

+3V

WIRELESS_ON_R

<30> WIRELESS_ON

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

CAPSLED#_R
NUMLED#_R
WIRELESS_ON_R
WIRELESS_OFF_R

R130
1K/F_4

1 *200/F_6

Q11
PDTC144EU

POWER BOTTON CONNECT

TOUCH PAD Con.

change to +3VSUS
100mA

C73

1U/10V_4
CN7

C68

0.1U/10V_4

+3VPCU
<30> QUICK_BUTTON#
<23,30> LID_EC#
<30> NBSWON1#
<30> PWR_LED#

close conn

1. +3VPCU(LIDSWITCH PWR)

1
2
3
4
5
6

PWR_LED#

+3VSUS

2. QUICK_BUTTON

R228
R224

4.7K_4
4.7K_4

TPCLK
TPDATA

3. LIDSWITCH

CN11

4.POWERON#
5. PWRLED#
<30>
<30>

6. GND

C432

10P/50V_4

C417

BLM18BA470SN1D
BLM18BA470SN1D
10P/50V_4

L39
L37

TPCLK
TPDATA

PWR BTN CONN

<30>

C62

<30> GPUT_DATA
<30> GPUT_CLK

25 mils

PWR_LED#
0.1U/10V_4
LID_EC#
0.1U/10V_4
TP_LED#

C59
C74

TP_LED#
TPCLK-1
TPDATA-1

DFFC06MR001
88513-0601-6P-L-SMT
C56

TPLED#

NBSWON1#
0.1U/10V_4
QUICK_BUTTON#
0.1U/10V_4

+3VSUS

8
7
6
5
4
3
2
1
TOUCH PAD CONN
DFFC08FR026
50503-0080n-001-8p-l

C416

0.1U/10V_4

C418
0.01U/16V_4

PROJECT : R33
Quanta Computer Inc.
<7,23,30,34,35> +3VPCU
<7,10,18,24,25,27,32,33,39> +5V
<30,33,39> +3VSUS
<2,6,7,8,9,10,12,13,14,18,23,24,25,26,27,28,29,30,32,33,39,40,42,43>
+3V

NB5

Size
Custom

Document Number

Date: Wednesday, August 24, 2011


1

Rev
1A

LED/KB/SW/TP
Sheet

31
8

of

43

C561
*2.2U/6.3V_6

Bypass CAP close conn

CN25

+5V

CN17

15
2
3
46

FAN_PWM

5
6

FAN Connect

DFHD04MR155

FAN1SIG

FAN1SIG

19

<30>

Main HDD

+3V
R385
4.7K/F_4

32

C562
0.1U/10V_4

<30> FAN_PWM

SATA HDD CONNECTOR

+5V

CPU FAN

C568
*0.1U/10V_4

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

SATA_TXP0_C
SATA_TXN0_C

C871
C868

0.01U/25V_4
0.01U/25V_4

SATA_RXN0_C
SATA_RXP0_C

C856
C854

0.01U/25V_4
0.01U/25V_4

SATA_TXP0 <7>
SATA_TXN0 <7>
SATA_RXN0 <7>
SATA_RXP0 <7>

+3V

+5V

+5V

SATA HDD(1ST)
DFHS13FS022
sata-ah534-00-13p-r
C834
10U/6.3V_8

C824
4.7U/6.3V_6

C822
0.1U/10V_4

C835
10U/6.3V_8

SATA ODD CONNECTOR


Bypass CAP close conn
CN13

SATA_TXP4_C
SATA_TXN4_C
SATA_RXN4_C
SATA_RXP4_C
R363
1K/F_4
2
1

C536
C537

0.01U/25V_4
0.01U/25V_4

C546
C549

0.01U/25V_4
0.01U/25V_4

SATA_TXP4 <7>
SATA_TXN4 <7>

follow INTEL DG change eject PU to +3V.

SATA_RXN4 <7>
SATA_RXP4 <7>
ODD_PRSNT# <9>

+3V
+5V_ODD

ODD_EJECT#

+5V

+12VALW
+5V

10K/F_4
R371

R367

*0_8

ODD_EJECT#

*0_4/S

R370

EJECT#

AO3404 ID
current
5.8A

330K_6

<30>

Q27
AO3404

0.1U/10V_4

+5V_ODD

C555

R369

1
C

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

+5V_ODD

19

2
3

R368

DFHS13FS022
sata-ah534-00-13p-r

High : ODD power down


Low : ODD power on

SATA ODD

2
C560
0.022U/25V_4

Q29
2N7002

22_8

ODD_PD

<30>

120 mils

Q28
2N7002

C556
10U/6.3V_8

C558
0.1U/10V_4

C553
0.1U/10V_4

C554
0.1U/10V_4

+5V_ODD
C559
0.1U/10V_4

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Thursday, August 25, 2011


1

Rev
1A

HDD/ODD/FAN
Sheet

32
8

of

43

Mini PCI-E Card 1


WLAN
<9>

D14

BT_OFF#

0_6

+3V

C566
0.01U/16V_4
CN18

<30> EC_DEBUG1

<8> PCIE_TXP1
<8> PCIE_TXN1

PCIE_TXP1
PCIE_TXN1

<8> PCIE_RXP1
<8> PCIE_RXN1

PCIE_RXP1
PCIE_RXN1

<8> PCIE_CLKREQ_WLAN#
<8> BT_COMBO_EN#

PLTRST#

*0_4

BT_COMBO_EN_R#
MINICAR_PME#

BT_DATA,BT_CHCLK,CLKREQ#
internal pull-DOWN 100k
ohm

R380

Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
GND
PETp0
PETn0
GND
GND
PERp0
PERn0
GND
Reserved
Reserved

15
13
11
9
7
5
3
1

CLK_PCIE_WLAN
CLK_PCIE_WLAN#
R397

+3V

33

+3V_AOAC

C564
0.1U/10V_4

C587
10U/6.3VS_6

C575
0.1U/10V_4

C570
0.1U/10V_4

C569
0.1U/10V_4

C567
10U/6.3VS_6

52
50
48
46
44
42
40
38
36
34
32
30
28
26
24
22
20
18

+3.3V
GND
+1.5V
LED_WPAN#
LED_WLAN#
LED_WWAN#
GND
USB_D+
USB_DGND
SMB_DATA
SMB_CLK
+1.5V
GND
+3.3Vaux
PERST#
W_DISABLE#
GND

GND
REFCLK+
REFCLKGND
CLKREQ#
BT_CHCLK
BT_DATA
WAKE#

MINI_BLED
RF_LINK#

R379
R382

LAD0
LAD1
LAD2
LAD3
LFRAME#

16
14
12
10
8
6
4
2

Reserved
Reserved
Reserved
Reserved
Reserved
+1.5V
GND
+3.3V

*4.7K_4

R381

0_4

+3V
RF_LINK#

*0_4

BLUELED <30>
RF_LINK# <30>

4.7K_4

+3V
USBP10+ <8>
USBP10- <8>

PLTRST#
RF_OFF#

<2,8,14,26,29,30>
<9>

LAD0
LAD1
LAD2
LAD3
LFRAME#

<7,30>
<7,30>
<7,30>
<7,30>
<7,30>

INTEL WLAN
CARD PIN 20
W_DISABLE#
have
internal
pull-up 110k
ohm

+3VSUS
R405

*10K/F_4

51
49
47
45
43
41
39
37
35
33
31
29
27
25
23
21
19
17

EC debug pin

<8> CLK_PCIE_WLAN
<8> CLK_PCIE_WLAN#

0_6

+1.5V

+MINIEC_5V

*0_6

<8> CLK_33M_DEBUG

+1.5V

4.7K_4

R372

+3V_AOAC

FOR KBC DEBUG

+5V

R384
R383

RB500V-40

R373

+3V

9/6 SI for HW.

<6,29> PCIE_WAKE#

MINICAR_PME#

*PDTC144EU
Q34

MINI PCIE H=9.9


DFHS52FR095
MIPCI-C-1759513-52P-LDV-SMT

Reserve for AOAC function


+3VS5

+3VSUS

+3V_AOAC

R396
R388

*0_4

C581

*33P/50V_4

<4,10,12>
+1.5V
<2,6,7,8,9,10,12,13,14,18,23,24,25,26,27,28,29,30,31,32,39,40,42,43>
+3V
<7,23,30,31,34,35> +3VPCU
<7,10,18,24,25,27,31,32,39> +5V

CLK_33M_DEBUG

*100K/F_4

Q32
*ME2303T1

for EMI request


2

24mil
+3V_AOAC

Q33
<8> PCH_AOCS#

C583

C565

C578

*1U/6.3V_4

*10U/6.3V_8

*.1U/10V_4

*2N7002E

Accelerometer Sensor
C

R165

0_6

+3V

R154

*0_6

+3V_AOAC

C336
0.1U/10V_4

C307
0.1U/10V_4

U12
HP3DC2TR
1
14

ACCEL_INTH#

<8> ACCEL_INTH#

TP28
R155

*0_4/S

<8,13,30> MBDATA2
<8,13,30> MBCLK2
+3V

R151

*0_4/S

Vdd_IO
VDD

11
9

INT1
INT2

7
6
4

SDO
SDA
SCL

NC
NC

RESERVED
RESERVED
RESERVED
RESERVED
GND
GND

2
3

10
13
15
16
5
12

CS

AL003DC2A00
ACCEL_INTH#

MBDATA2

C340

33P/50V_4

MBCLK2

C339

33P/50V_4

C278
22P/50V_4

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Wednesday, August 31, 2011


1

Rev
1A

MINI PCIE CONN & G-sensor


Sheet

33
8

of

43

PR15
*0_4/S
PR32

MBCLK

D
LODRV

BQLODRV

SDA

BQCLK

SCL

GND
GND
GND
GND
GND
GND

14
21
22
23
24
25

SRP

13 BQSRP

PR65

0.1U/25V_4
10/F_4

SRN

12 BQSRN

PR59

7.5/F_4

BATDRV

6
6

0.1U/25V_4

PDZ5.6B

0.1U/25V_4

*10U/25V_8

*10U/25V_8

*10U/25V_8

0.01U/25V_4

*100P/50V_4

1000P/50V_4

EC12

0.01U/25V_4

PDZ5.6B
2200P/50V_4

4.7U/25V_8

3
2
1

EC16

PC182

Place this cap


close to EC

+BATCHG

PR240
RC1206-R020
F3_2X1_65-2_8

PC136
*2200P/50V_4

11 BQBATDRV
PC38

PC219

PC220

PC97

PC215

4
PC51

PR239
*0_2/S

0.1U/25V_4

PR241
*0_2/S

PD19
PQ31
QM3002N3
CSOP
CSON

PC39

0.1U/25V_4

PC20

+VAD

PR100

PR39

PR44
10/F_4

+3VPCU

PQ10
2N7002K

MIN. BATV=7.2V
+PRWSRC

PR52

SYS_I

PC24

PC183

<30>

+BATCHG

PR228
470_8

PR56
88.7K/F_4

100K/F_4

PR54
69.8K/F_4

*100K/F_4

430K/F_4

+VAD_1

ACDET=13V

+VA
+VH28
<39>
+VAD_1 <39>
+3VPCU <7,23,30,31,35>
+5VPCU <35>
+BATCHG

EC15

TEMP_MBAT <30>

1K/F_4
PC48

PR47

PQ7
IMD2

0.1U/50V_6

Place this cap


close to EC

200045MR008G10JZR
DFHD08MR175

PD5

PC37

PR155
*2.2_6

0.01U/50V_4

*BAS316/DG

PR70
330_4

PC36

EC17

8681LR

PD8

+VAD

4.7uH

BQIOUT

PR46
12.4K/F_4

*0_4/S

BAS316/DG

PC243
0.1U/10V_4

BAS316/DG
PD7
1

BQDATA

PL20

15

VCC

IOUT

PC76
0.47U/25V_6
MBDATA

<30,36,37,38,39> MAINON

20

PC131

PC84
0.047U/25V_4

BQPHASE

AD_AIR

ACIN

BQVCC

22_8

ILIM

PR25
75K/F_4

PR119

BAS316/DG
PD11
2
1

RB501V-40

19

*100K/F_4

10

BQ24738

PD14
BQB_1

PR110
BQB_2
17
0_6

B_TEMP_MBAT6

ACPRES

PC124

REGN6V

PHASE

PU9

ACDET

PD10

BAS316/DG

MBCLK

*10U/25V_8

BTST

PR78

<30>

PC132

8
7
6
5

ACDRV

PR72

4
1

10U/25V_8

18

10U/25V_8

ACIN

ACIN

+VAD_1

+VA

PD6

HIDRV

PR76
51K_4

<30,39>

CMSRC

PR71
200K_4

PD12

PQ30
QM3002N3
BQHIDRV

SMC

8
7
6
5

REGN6V

+VA_AIR

MBDATA

PC126

3
2
1

BQACDRV

PQ29
PDTC144EU

1U/10V_4

100P/50V_4

MBATLED0# <30>

ACN

BQCMSRC

PC79

16

0.1U/25V_4 0.1U/25V_4

+5VPCU

PC70

REGN

PR115

PC64

PC59

0.1U/25V_4

REGN6V

2.43K/F_6

PC105

+VA

1K_6

MMDT2907A

10

+3VPCU

1M_4

<30>

PR104

0.1U/25V_4

1
CSIP

PR79
4.02K/F4

3 10

bat-bp02081-b82d5-7h-8p-l-v
PC101

CSIN

PR227
4.02K/F4

PR123
*0_2/S

2
PQ20 1

3
1M_4
2N7002K

PR106
220K_4

PR86

5
Q1

220K_4
PQ27
PDTC144EU

+12VALW

Q2

4
PR93

PR105
1M_4

PR121
*0_2/S

BQACN

+VAD

MBATLED0#

<30>

PD18
P4SMAJ20A
+5VPCU

PC88

PR69
330_4

PR108

PQ12

PR120

PC107
0.01U/50V_4

Place this ZVS close to


Far-Far away +VIN

AC_LED_ON# <30>

PQ25
PDTC144EU

4.02K/F4 BATDIS_ID_DOD

SMD

BATDIS_G

CN15
BATT+

80/5A
PC93

+VIN

PR122
RC2512-R010
1

80/5A
PL7

3
2
1

0.1U/25V_4

3
PQ19
2N7002K

2.43K/F_6

PC102

*0.1U/25V_4

*10U/25V_8

BQBATDRVPR127

PC206

BQACP

PL8

*100P/50V_4

PC222
2200P/50V_4

ACP

PR111
1M_4

PQ24
PDTC144EU

+12VALW

PC217

0.1U/50V_6

To PWR LED

PC60

0.1U/25V_4

DC-IN CONN

*0.1U/25V_4

PQ50
P0603BDG
4
3

+BATCHG

PQ23
AON6414AL

0.1U/25V_4

P4SMAJ20A

0.1U/25V_4

PC94
AC_LED_ON#

+VAD

EC5

*10U/25V_8

EC7

80/5A

1
2
3

EC8
*10U/25V_8

5
6
7
8
4

3
4

PD20

EC9

0.1U/25V_4

LED2 GND
GND
LED1

80/5A
PL18

PC231

GND

PQ48
ME7835

PL19

0.1U/25V_4

1
2

Place this ZVS close to


Diode away +VIN

+VA

*10U/25V_8

+VA_AC

AD_ID

Do Not add test pad on BATDIS_G signal

<30>

IDEA_G

AD_ID

VDD
VDD

34

+PRWSRC

DC_JACK
90W
CN16

0.1U/25V_4

EC18
1000P/50V_4

RB501V-40

Place this cap


close to EC

1M_4

<30>

BATSHIP

PR101
1M_4

PQ49
2N7002K
A

AD_AIR

PR63

PQ9
METR3904-G

1M_4

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Wednesday, August 31, 2011


5

Rev
1A

Charger (OZ8681)
1

Sheet

34

of

43

DC/DC +3VS5/+5VS5

35

+VIN

+VIN_5VS5

Place these CAPs


close to FETs

PL9
*0_8/S

Place these CAPs


close to FETs
2200P/50V_4

0.1U/25V_4

68P/50V_4

+VIN
PL11
*0_8/S

+VIN

+5VPCU

4.7U/6.3V_6

PC68
PR116
10_8

+3VPCU

+2VREF

EC11

PC80

PC104

PC89

PC212

PC99
0.1U/25V_4

4.7U/25V_8

+VIN_3VS5

4.7U/25V_8

EC14

4.7U/25V_8

PC87

2200P/50V_4

PC117

0.1U/25V_4

PC209

68P/50V_4

PC95
4.7U/25V_8

0.1U/25V_4

PC98

+5VPCU

PGOOD

11

3V_PHASE2

LGATE2

12

3V_LGATE2

OUT2

FB2

+3VS5

0.1U/25V_4

+3.3V_ALWP
PR245
PR234
2.2_6

3V_FB2

*0_2/S

4
PQ53
AON7702A

PC213

PR97

PR28
80.6K/F_4

PL25
2.2UH/8A

3
2
1

17

8
7
6
5
PHASE2

4
PC57

8
7
6
5

REF

VREG5

2.2_6

23

PR66

Rds(on) 14m ohm

*0_2/S

PC229

PC227

PR22
6.8K/F_4

PGOOD

<30,36,37,38> HWPG

Rds(on) 14m ohm

VREG3

16
VIN

5V_FB1

3V_UGATE2

330U/6.3V_6X5.8

PR50
0_4

10

0.1U/10V_4

PR26
10K/F_4

10K_4

VOUT1
FB1

UGATE2

2200P/50V_4

PC214

PR51
+3VS5

LGATE1

+3.3 Volt +/- 5%


Countinue current:4A
Peak current:6A
OCP minimum:7.5A

PQ54
QM3002N3

3
2
1

5
6
7
8
4
PQ52
AON7702A

PU8
UP1585QQAG

PHASE1

24
2

BOOT2

0.1U/10V_4

PR27
15.4K/F_4

1
2
3

PC233

330U/6.3V_6X5.8

PC226

PR233
2.2_6

2200P/50V_4

*0_2/S

5V_LGATE1 19

BOOT1

TONSEL

SKIPSEL
GND
GND

5V_PHASE120

PR246

UGATE1

ENC

2.2_6

+5V_ALWP

22

18

0.1U/25V_4

5V_BST1

PR19
*0_2/S

14
25
15

1
2
3

PL24
2.2UH/8A

5V_UGATE121
PR61

EN0

ENTRIP2

PC50
PQ51
QM3002N3

13

PC15
1U/6.3V_4

*330K/F_4

+5VS5

8205EN

ENTRIP1

PR96

0.1U/25V_4

5
6
7
8

+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

4.7U/6.3V_6

PC29
PC75
PR95
*665K/F_4

PR20
90.9K/F_4

PR94
0_4

PR21
10K/F_4
S5_ON

S5_ON

<30>

PC69
*0.1U/10V_4

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom
Date:

Document Number

Rev
1A

3/5VPCU(RT8223P)
Monday, August 29, 2011
1

Sheet

35

of

43

+VIN_VCCSA

*0_8/S

RT8241EN 6

*0.1U/10V_4

PR137
RT8241BST_1
3.3_6

PHASE

RT8241LX

LGATE

PGOOD
RT8241DZ

EN

G0

PC109

RT8241DH

PC218

PC223

PC111

EC13

PC96

2200P/50V_4

0.1U/25V_4

*4.7U/25V_8

4.7U/25V_8

68P/50V_4

0.1U/25V_4

+VCCSA Volt +/- 5%


Countinue current:4A
Peak current:6A
OCP minimum:7A
+VCCSA

PQ28
QM3002N3

4
PC128
RT8241BST
0.1U/25V_4

PL23

200 mils

2.2UH/8A
RT8241DL

PR244

PR165
2.2_6

*0_2/S

RT8241HWPG_S2A 9

0_4

FB

0_4

PR132

G1

PR159

PC230

PC234
0.1U/10V_4

PC133
2200P/50V_4

3
2
1

PQ32
QM3002N3

390U/2.5V_6X5.8ESR10

RT8241FB 10

8241G0

PR148

8241G1

<30,35,37,38> HWPG

UGATE

BOOST

PC221

3
2
1

130K/F_4

8
7
6
5

CS

PAD

RT8241ILIM 11

VCC

PU11

12

13

GND

1U/6.3V_4

PC110

8
7
6
5

RT8241VCC

10_6

<38> 1.05V_VTT_PWRGD

36

+VIN
PL10

PR128
+5VS5

PR164

<4> VCCSA_SEL0
0_4

RDSon=26m ohm

PR156
<4> VCCSA_SEL
0_4
PR170

PR171

<4> VCCUSA_SENSE
0_4

100_4

CPU system agent


voltage slew rate of 0.5 -10 mV/s
H_FC_C22 VCCSA_SEL
Vout
VID1
VID0
0

0.9V

0.725V

0.675V

0.80V (SV-RT8241DZGQW)
0.85V (LV-RT8241EZGQW)

+1.05V +/- 5%
Countinue current:2A
Peak current:3A
OCP minimum 4.5A

+5VS5

PJP7
*POWER_JP/S
+5VPCU_1.05V

MAINON

MAINON

PR262

VIN

PH

10

VIN

PH

11

VIN

PH

12

EN

BOOT

13

PW RGD

VSNS

GND

GND

G5173EN1.05V15

*0_4

PR260

14

<30,35,37,38> HWPG
G5173COMP1.05V

*0.01U/50V_4

PC264

PAD
PAD
PAD
PAD
PAD
PAD

PR253
*POWER_JP/S

+1.05V_L
PC263

PR261

*NIMS0603-1R0M/11A
1.05_VFBJP

*2.2_6

*0.1U/10V_4
PR255
*2.7K/F_4
G5173-1.05_VFB

R2

PC258

PR254
*0_2/S

R1

22
21
20
19
18
17

AGND

+1.05V_L
PL30
G5173_PH1.05V

*0.01U/50V_4

*470P/50V_4

PC255

COMP

RT/CLK
G5173SS1.05V
9 SS
PR257
*182K/F_4

*100P/50V_4

*20K/F_4

PR258
PC256

*0_4

G5173RT1.05V

+1.05V

16

*2.2_6

*G5173

PC257

PC252

PC253

PC254
*10U/6.3V_8

PU16

PR259

*10U/6.3V_8

*0.1U/10V_4

*2200P/50V_4

*0.1U/10V_4

PC259

*82P/50V_4

PC260
*10U/6.3V_8

PC262

<30,34,37,38,39>

PR256
*10K/F_4

V0=0.827*(R1+R2)/R2

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom
Date:

Document Number

Rev
1A

VCCSA (RT8241EZ)
Monday, August 29, 2011
1

Sheet

36

of

43

37

+1.5VSUS
PR91

0_4

*0_4

VTTREF

PHASE

20 1116LL

NC

LGATE

19 1116DRVL

8
7
6
5

+5VS5

+1.5VSUS
PQ11
QM3002N3

PL16
NIMS0603-R82M/13A

0.1U/25V_4

S3

PGND

PR88
2.2_6

+5VS5

18

+
PR230
*0_2/S

<30,39> SUSON
<30,35,36,38> HWPG
PC28
0.1U/10V_4

SUSON PR43

0_41116_S5ON 11

HWPG

0_4 51116PG 13

PR30
PR34

+VIN_DDR

1116TONSET
12

619K/F_4
PR60
10K/F_4
B

PR68
10.2K/F_4

CS_GND

17

VDDP

15

PC9
1U/6.3V_4

S5
PGOOD
TON

CS

10_6

16 1116CS

Rds(on) 5m ohm

PR17

PC78

PC211

PC122

7.5K/F_4

FB

DEM

VDDQSNS

VDD

14

G5616

PQ5
AON6790

PR14

2200P/50V_4

1116_S3ON 10

BAS316/DG

100K/F_4

RB501V-40

G
2

PR55

PD9

0.1U/10V_4

GND

PC25

1
2
3

<30,34,36,38,39> MAINON

PR58
2.2_6

PD13
MAINON

4
1

0.1U/25V_4

22 1116VBST

PC66
0.033U/10V_4

VBST

GND

PC92

<4,12,13> DDR_VTTREF

UGATE

21 1116DRVH

PC81

390U/2.5V_5X5.8ESR10

25

*0.1U/50V_6

PC58

2200P/50V_4

VTTGND

23

PC71

4.7U/25V_8

VLDOIN

PC82

4.7U/25V_8

10U/6.3V_8

VTTSNS

( 3mA )

VTT

EC10
68P/50V_4

0.1U/25V_4

PC62

+1.5V +/- 5%
Countinue current:10A
Peak current:12A
OCP minimum 15A

*0_8/S
PC41

3
2
1

PC63
10U/6.3V_8

24
A

+VIN
PL6

PU5

+VIN_DDR

+0.75V_DDR_VTT

PR90

MODE

( VTT/2A )

V5FILT
B

PC10
1U/6.3V_4

PROJECT : R33
Quanta Computer Inc.
NB5
1

Size
Custom

Document Number

Date:

Wednesday, August 31, 2011Sheet

Rev
1A

DDRIII(RT8207LGQW)
5

37

of

43

38

1.05V_VTT
+3VS5

PR84
10K_4

+VIN_1.05V_VTT

+VIN
PL5

PR81
H_VTTVID1 <4>

LGATE

RT8238DL

TON

4.7U/25V_8

4.7U/25V_8

68P/50V_4

0.1U/25V_4

600 mils
PR235

PR87
2.2_6

*0_2/S

G
4

PC46

1
2
3

PQ13
AON6790

RT8238FB

+
PC224

RDSon=5m ohm

PR48

PR13

*10_4

*10_4

PC232

PC161
0.1U/10V_4

RT8238LX

+1.05V_VTT
PL17
NIMS0603-R82M/13A

0.1U/25V_4

*390U/2.5V_6X5.8ESR10

0.1U/25V_4

RT8238TON

11

8
7
6
5

RT8238VCC

PAD

12

*0.1U/10V_4

13

PHASE

EN

+1.05V_PCH Volt +/- 5%


Countinue current:10A
Peak current: 12A
OCP minimum: 14.5A

PC35

PGOOD RT8240BZ

PC8

PQ8
QM3002N3

4
PC27
RT8238BST

2.2_6

EC6

RT8238EN 8

PR36
RT8238BST_1

PC22

0_4

RT8238DH

PC23

2200P/50V_4

PR64

PC21

3
2
1

RT8238HWPG_S2A
9

UGATE
BOOST

PC30

0_4

PU6

FB

PR74

MODE

MAINON

56K/F_4

CS

<30,35,36,37> HWPG
<30,34,36,37,39>

RT8238ILIM 10

GND

PR82
PD15
BAS316/DG
2
1

PR83
10K_4

1U/6.3V_4

+3VS5

VCC

PC16

2200P/50V_4

*0_4

10_6

<36> 1.05V_VTT_PWRGD

*0_8/S

+5VS5

390U/2.5V_6X5.8ESR10

PR18

PR31
VCCP_SENSE <4>
0_4
PR38
VSSP_SENSE <4>
0_4

+5VS5

+1.8V +/- 5%
Countinue current:2A
Peak current:3A
OCP minimum 4.5A

PJP5
*POWER_JP/S
+5VPCU_1.8V
PC42

PR102

0_4
<30,35,36,37> HWPG
G5173COMP

*0.01U/50V_4

PC74

0_4

VIN

PH

11

VIN

PH

12

EN

BOOT

13

14

PW RGD

GND

RT/CLK

GND

SS

AGND

PR98

PR231
*POWER_JP/S

2.2_6

+1.8V_L
PC67

NIMS0603-1R0M/11A
1.8_VFBJP

0.1U/10V_4

G5173-1.8_VFB

R2

PC34

PR224
*0_2/S

R1
PR33
12K/F_4

22
21
20
19
18
17

182K/F_4

PC12

VSNS

COMP

G5173_PH

0.01U/50V_4

470P/50V_4

*100P/50V_4

PC11

PR35

20K/F_4

G5173SS9
PR40

+1.8V_L
PL15

15

G5173RT

2
PH

PC19

PC210

PC201

PC216
10U/6.3V_8

G5173EN

VIN

10

10U/6.3V_8

0.1U/10V_4

PR103

*2.2_6

G5193

0.1U/10V_4

MAINON

PU7

16

*82P/50V_4

MAINON

+1.8V
*2200P/50V_4

PAD
PAD
PAD
PAD
PAD
PAD

<30,34,36,37,39>

PR67

PC44

10U/6.3V_8

PC43

PR16
10.2K/F_4
A

V0=0.827*(R1+R2)/R2

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom
Date:

Document Number

Rev
1A

1.0V(RT8228BZ)/1.8V(G5173)
Wednesday, August 31, 2011Sheet
1

38

of

43

39

+VH28
+5V
<7,10,18,24,25,27,31,32,33>
+VIN
<23,34,35,36,37,38,41,42,43>
+1.5V
<4,10,12,33>
+1.8V
<4,7,10,38,43>
+3VS5
<2,6,7,8,9,10,23,33,35,38,42,43>
+5VS5
<10,28,35,36,37,38,40,41,42>
+VH28
+VAD_1 <34>
+3VSUS <30,31,33>
+12VALW <32,34,43>

+VAD

PR172
0_4

PR168
22_6
PC145
0.1U/25V_4

<30> LAN_POWER

+1.5VSUS <2,4,10,12,13,37,43>
+3VLANVCC <29>
+0.75V_DDR_VTT <12,13,37>

<30,34>

16

0.47U/25V_6
PR177
0_4

D_CAP

17
VOUT

CN

ACIN

PC139

18

G5934CN
19

20
VIN

PC135
1U/35V_6

G5934CP

0.1U/25V_4

PC141

CP

ON1

+VAD_1

15 G5934PG

PG

PR181
750K/F_4
<30,34,36,37,38>

MAINON

MAINON

ON2

VSENSE

ON3

REG

ON4

14 G5934VSENSE
+12VALW

<30,37> SUSON

PR184
100K/F_4

13
PC158
1U/16V_4

8
7
6
5

21

GND

DRIVER2

+5VS5

MAIND

PC261
0.1U/10V_4

+VIN

5.1A
3
2
1

PR117
22_8
PR114
1M_4

+5V
+3VS5

PQ22
2N7002K

1
2
5
6

PC83
0.1U/10V_4

0.7A
PQ21
QM3002V

+3VLANVCC

MAIND

PR112
1M_4

PQ26
2N7002K

<4>

MAIN_ONG <2,4>

PC167
2200P/50V_4

+3VS5

PC196
*10U/6.3V_6

PC197
0.1U/10V_4

+3V

PC160
2200P/50V_4

PC72

+0.75V_DDR_VTT

MAIND3.3V

*10U/6.3V_6

PC156

PC154

0.1U/10V_4

*10U/6.3V_6

PQ36
QM3002V

SUSD

PC108
*10U/6.3V_6

+3VSUS

6
5
2
1

PC155

0.04A

PC115
0.1U/10V_4

0.1U/10V_4

PC73
0.1U/10V_4

+5V
0_6

PU13
SLG55448VTR

LAN_ON 3

+3VSUS
0_6
PR200

5
6
7
8
+3V

DISC2

6 G5934DISC2

PR201

PQ47
QM3002N3

PR202
0_6

1
2
3

5.2A

7 G5934DISC3

PC166
2200P/50V_4
PQ55
QM3002N3

0.1U/10V_4

PC225

DISC3

10

11

12
+3VS5

DRIVER1

DISC1
DRIVER4

0_6

+3VLANVCC

DISC4

G5934DISC1

G5934DISC4 8

PR194

DRIVER3

MAINON

PC164
2200P/50V_4

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Monday, August 29, 2011


5

Rev
1A

Dis-charge IC (G5934)
1

Sheet

39

of

43

PC32
PC14

PC6

PR11

10P/50V_4

PUT COLSE
GT
Inductor

PR249
TO
220K_6 NTC

CSCOMPA

PR29

SWN1A <41>
CSREFA

CSP1A

+5VS5

2.2_6
PC56
2.2U/6.3V_6

<30> GFX_HWPG
<30>
VRON
<4> VR_SVID_DATA
<4> VR_SVID_ALERT#
<4> VR_SVID_CLK

+1.05V_VTT

PC134
0.1U/10V_4

PR92
PR213
PR212
6132AGND

+VIN_VCC_CORE
PR118
1K/F_4

PC91
0.01U/50V_4

SDIO
VR_SVID_ALERT#
SCLK

0.1U/10V_4

VCC
VDDBP
VRDYA
EN
SDIO
ALERT#
SCLK
VBOOT
ROSC
VRMP
VRHOT#
VRDY
VSN
VSP
DIFF

TRBST#
FB
COMP
IMON
ILIM
DROOP
CSCOMP
CSSUM
CSREF
CSP3
CSP2
CSP1
TSENSE
DRVEN

PR125
<4>
<4>

PR77

PW MA
BSTA
SW A
HGA
LGA
BST2
SW 2
HG2
LG2
PVCC
PGND
LG1
HG1
SW 1
BST1

45
44
42
43
41
40
38
39
37
36
35
34
32
33
31

0_4

VSS_SENSE
VCC_SENSE
PR131

10/F_4

3300P/50V_4

24.9K/F_4

PR130

SWN1

PR136

6.98K/F_4

SWN2

0_4

DROOP

PR144

0.1U/10V_4

PC120

1200P/50V_4

PC127

470P/50V_4

PC114
0.047U/25V_4
CSREF

<41>

PR154
140K/F_6
PR153

SWN1
SWN2

SWN1

<41>

SWN2

<41>

1000P/50V_4

75K/F_4

PR151
165K/F_4

PROJECT : R33
Quanta Computer Inc.

CSREF

PUT COLSE
TO VCORE
Phase 1
Inductor

PR80

PUT COLSE
TO VCORE
HOT SPOT

140K/F_6
PR150

*4.7K/F_4

TSENSE

CSSUM

PR152

510/F_4

6.98K/F_4

CSP2

PR73

PC130

*820P/50V_4
CSCOMP

CSP1

PC113

6132AGND 6132AGND
PR139

PC119
0.047U/25V_4
PR133

6132AGND
PR135
22.6K/F_4

6132AGND
PC118
*1K/F_4

CSREF

PC106
1000P/50V_4

PC116
4700P/25V_4

PR75
*0_4

<41>

+5VS5
CSREF

PR138

1.21K/F_4

Rd

0.22U/25V_6

0_4

680P/50V_4
PR143

TRBST#

100P/50V_4

4.3K/F_4

<41>
<41>
<41>

Rd POP
For Discrete only
operation

6132_PWM
DRVEN

PR129

PC129

PR147

LG1
HG1
SW1

+5VS5

41.2K/F_4

0.1U/10V_4

33P/50V_4
PC112

<41>
<41>
<41>

49.9/F_4

2.2U/6.3V_6

PC125

1K/F_4

PC123

+5VS5

SW2
HG2
LG2

CSP1A

PC100

PR126

0.22U/25V_6
PC77

LG1
HG1
SW1
BST1

6132_PWM

PR149
11.5K/F_4

PR146

PC65

PR124

0_4

PR134

6132_PWMA <41>

BST2
SW2
HG2
LG2

PC103
1000P/50V_4

25.5K/F_4

6132_PWMA

PC90

16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

6132AGND

PUT COLSE
TO V_GT
HOT SPOT

PU10
NCP6132BMNR2G

TRBST#
FB
COMP
IOUT
ILIM
DROOP
CSCOMP
CSSUM
CSREF
CSP3
CSP2
CSP1
TSNS
DRVEN
PWM

VCC 1
2
GFX_HWPG 3
6132EN 4
0_4
SDIO
0_4
5
VR_SVID_ALERT# 6
SCLK 7
0_4
PR109
10K/F_4 VBOOT 8
PR113
95.3K/F_4 ROSC 9
6132VRMP 10
H_PROCHOT# 11
IMVP_PWRGD 12
VSN 13
VSP 14
DIFF 15

6132AGND

PR222

6132AGND

6132AGND
PR62

PR223

8.25K/F_4

GFX_HWPG

6132AGND

<6> IMVP_PWRGD

PR141
54.9/F_4

SWN1A

+5VS5

PC40

61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46

IMVP_PWRGD

PR160
10K/F_4

EPAD
VSNA
VSPA
DIFFA
TRBSTA#
FBA
COMPA
IOUTA
ILIMA
DROOPA
CSCOMPA
CSSUMA
CSREFA
CSP2A
CSP1A
TSNSA

PR169
10K/F_4

PR140
*75/F_4

PR45
6.98K/F_4

PR57

VSNA
VSPA
DIFFA
TRBSTA#
FBA
COMPA
IMONA
ILIMA
DROOPA
CSCOMPA
CSSUMA
CSREFA
CSP2A
CSP1A
TSENSEA

PR225
*0_4/S

PR145
130/F_4

PC31
0.047U/25V_4

CSREFA <41>

+1.05V_VTT

<2,30> H_PROCHOT#

TSENSEA

0_4

PR157
*75/F_4

1
PR232
220K_6 NTC

NB5

Size
Custom

Document Number

Rev
1A

<Doc>

Date: Monday, August 29, 2011


5

40
D

SWN1A

68.1K/F_6

0_4

+3V

CSREFA

100K/F_4 NTC

PR9
14K/F_4

PC33
1000P/50V_4

+3V

PR23

DROOPA

510/F_4

100K/F_4 NTC

3300P/50V_4

PC26
1000P/50V_4

H_PROCHOT#

PR42

1000P/50V_4

165K/F_4

6132AGND

PR49

0_4

*4.7K/F_4

0_4

<4> VCC_AXG_SENSE
<4> VSS_AXG_SENSE

PR41

*100P/50V_4

PC7

PR8
4.3K/F_4

PR37

PC13

*1K/F_4

PR12
75K/F_4

8.25K/F_4

33P/50V_4
1K/F_4

PR7

PC18
470P/50V_4

10/F_4

TRBSTA#

PR24

1200P/50V_4

21.5K/F_4

PC5

PR5

PR6
0_4

PR53

PC17

IMONA

6132AGND

+5VS5

0.1U/10V_4

Sheet

40of

43

+VIN_VCC_CORE

+VIN

41

HG1

<40>

SW1

HG1

HG1_G 4

0.1U/25V_4

G
S

PC198

+VCC_CORE

PL22

1
2
3

1_6
SW1

+ PC228

PC47
2200P/50V_4

PC54

4.7U/25V_8

4.7U/25V_8

PC203

470U/25V_EC_10H

<40>

*4.7U/25V_8

4.7U/25V_8

PQ16
AON6414AL

D
PR229

PC205

0.1U/25V_4

*0_8/S
PC208

PL14

PC200

0.36uH

PR89
*2.2_6

D
G

LG1

PQ18
AON6784

PR243

*0_2/S

PR238

*0_2/S

10/F_4 CSREF

PR236

PC55
*2200P/50V_4

LG1

1
2
3

<40>

CSREF

<40>

SWN1

<40>

SV 35W CPU
VID1=0.9V
IccMax=53A
Icc_Dyn=43A
Icc_TDC=36A
R_LL=1.9m ohm
OCP~60A

PC204

PC207

4.7U/25V_8

4.7U/25V_8

*4.7U/25V_8

D
<40>

HG2

HG2

PR226

HG2_G 4

PC52

PC45
2200P/50V_4

PC202

PQ15
AON6414AL

0.1U/25V_4

PC199
4.7U/25V_8

+VIN_VCC_CORE

G
S

+VCC_CORE

1
2
3

1_6

PL21

PR142

10/F_4

CSREF

SWN2

+VIN_VCC_GT

<40>

PC181

1
2

+
PC242

330u_2.5V_7343

*0_2/S

+
PC169

330u_2.5V_7343

*0_2/S

PR237

+
PC157

330u_2.5V_7343

PR242
PC61
*2200P/50V_4

PQ17
AON6784

+
PC121

330u_2.5V_7343

S
1
2
3

LG2

LG2

+
PC138

*330u_2.5V_7343

+
PR107
*2.2_6

D
<40>

0.36uH
5

SW2

SW2

*330u_2.5V_7343

<40>

+VIN
PL13
*0_8/S

SV 35W GT2
VID1=1.23V
IccMax=33A
Icc_Dyn=20.2A
Icc_TDC=21.5A
R_LL=3.9m ohm
OCP~36A

0.1U/25V_4

2200P/50V_4

0.1U/25V_4

*4.7U/25V_8

1
2
3

PR252

*0_2/S PR10

PR251

*0_2/S

10/F_4 CSREFA

PQ43
AON6784

CSREFA

<40>

SWN1A

<40>

PC186

+
PC244

+
PC247

+
PC246

PC251
390U/2.5V_6X5.8ESR10

PR215
*2.2_6

D
G
4

LGTA

390U/2.5V_6X5.8ESR10

2.2U/6.3V_6

LG

+VCC_GFX

0.36uH

GND 6

EN
VCC
PAD

PC185

1_6

SWGTA

390U/2.5V_6X5.8ESR10

HGTA

PL29
7

PR214
2.74K/F_4

+5VS5

SW

*330u_2.5V_3528

DRVEN

DRVEN

HG

PWM

*2200P/50V_4

<40>

BST

HGTA_G 4

PC192

1
2
3

PC195

D
PR216

PU15 NCP5911

<40> 6132_PWMA

PQ44
AON6414AL

PC189

4.7U/25V_8

0.22U/25V_6

PC194

4.7U/25V_8

PC184
VGTA_BSTRC1
B

PC193

4.7U/25V_8

PC187
PC190

PROJECT : R33
Quanta Computer Inc.
NB5

Size
C

Document Number

Rev
1A

<Doc>

Date: Monday, August 29, 2011


1

Sheet

41 of

43

VGA Core
<43>

42
8232EN

+3VS5

PR183
*10K/F_4
PR179
<9,18,30,43> DGPU_PWROK

0_4

PD17

+3V

1.0V

0.9V

0.875V

0.85V

0.8V

0.75V

2200P/50V_4

0.1U/25V_4

4.7U/25V_8

4.7U/25V_8

4.7U/25V_8

*4.7U/25V_8

0.1U/25V_4

1
2
3

1
2
3

PR248

+VIN_VGA

D
G
4
PQ39
AON6784

D
8232LGATE4

PR180
2.2_6

*0_2/S

PQ41
AON6784

PR167
56K/F_4

RDSon=3.5m ohm

PC149

PR197

PC238

PC241

PC240

PC179
0.1U/10V_4

8232CS

PR158
360K/F_4

16

0.1U/25V_4

600 mils

CS

+VGA_CORE

PL27
0.36U28A(ETQP4LR36AFC)

390U/2.5V_6X5.8ESR10

8232FB

PQ37
AON6414AL

+VGACORE +/- 5%
Countinue current:20A
Peak current:23A
OCP minimum 33A

PC146

PQ38
AON6414AL

FB

PC150

390U/2.5V_6X5.8ESR10

8232LGATE

PC142

8232TON

11

PC140

390U/2.5V_6X5.8ESR10

D1

D2

S2

S1

VSETD1

VSETS2

V-CORE

VSETD2

PWRCNTL0

PWRCNTL1

PC162

PR193
30K/F_4

20

REFIN

VSETS1

49.9K/F_4

0.22U/6.3V_4
8232REFIN 5
100P/50V_4

PR186

*10K/F_4

PWRCNTL2

8232VDD

RT8232AZ

+3V_DELAY

thames xt

15

PU12

REFO

<15> GFX_CORE_CNTRL2
PR163

TON
LGATE

G2

PC144

PC153

14

PC143

2200P/50V_4

17
4

+2VREFO

PHASE

2.2_6
8232PHASE

D0

*10K/F_4

13

VSETD0 10

8232G2

PR162
+3V_DELAY

BOOT

8232BOOTPR182

PC147

G1

8232UGATE4

1
2
3

18

8232PG

5
8232G1

4
PD16
*RB501V-40
2
18232BOOT_1

+5VS5

PC148

G0

8232UGATE

VDD

19

UGATE

<15> GFX_CORE_CNTRL1

8232G0

12

21

<15> GFX_CORE_CNTRL0

PAD

*10K/F_4
B

8232EN

PC151
0.47U/6.3V_4

PR161

+3V_DELAY

0_4

PR178

PC152
4.7U/6.3V_6

PGOOD

PX_MODE

*0_8/S

24K/F_4

EN/MODE

<18>

PL12

10_6

PR173
<30,43> DGPU_PR_EN

+VIN

+5VS5

*10K/F_4

*BAS316/DG

+VIN_VGA

PR192

PR174

1
2
3

9.09K/F_4

PR199
3.3K/F_4
PR196
2.05K/F_4

PR195
3.65K/F_4

PR198
1.87K/F_4

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Monday, August 29, 2011


1

Rev
1A

+VGACORE (RT8208/1.8V)
Sheet

42
8

of

43

43

+3V

+1.0V/0.935V +/- 5%
Countinue current:2A
Peak current:3A
OCP minimum 4.5A

PJP6
*POWER_JP/S
+3VPCU_1.0VGA

10

VIN

PH

11

<9,18,30,42> DGPU_PWROK
0_4
G5173COMP_1.0VGA
PC172
0.47U/6.3V_4

VIN

PH

12

EN

BOOT

13

VSNS

GND

GND

PW RGD

COMP

G5173RT_1.0VGA 8

PAD
PAD
PAD
PAD
PAD
PAD

RT/CLK
G5173SS_1.0VGA
9 SS
PR209

1
*0_2/S

R1
PR203
2.15K/F_4
G5173-1.0VFBVGA

22
21
20
19
18
17

AGND

MMD-05CZ-1R0M/7A

0.1U/10V_4

R2

0.01U/50V_4

PC174

PR211
*POWER_JP/S

PR210
1.0_VFBVGAJP

2.2_6

PC176

470P/50V_4

182K/F_4

*100P/50V_4

PC173

20K/F_4

PR207

+1.0V_VGA_S2
PL28
G5173_PH_1.0VGA
PC239
PR247

PC171

PC178

PC180

PC177
10U/6.3V_8

<30,42> DGPU_PR_EN

14

2
PH

10U/6.3V_8

PR205

G5193

VIN

G5173EN_1.0VGA 15

9.1K_4

*2.2_6

*2200P/50V_4
PU14

16

0.1U/10V_4

0.1U/10V_4

+1.0V_VGA

2
PR206

<9> DGPU_PWR_EN

PR208

*82P/50V_4

PC165

10U/6.3V_8

PC175
PC170

+3V
<2,6,7,8,9,10,12,13,14,18,23,24,25,27,28,29,30,31,32,33,39,40,42>
+VIN
<23,34,35,36,37,38,39,41,42>
+1.8V
<4,7,10,38>
+3VS5
<2,6,7,8,9,10,23,33,35,38,39,42>
+5VS5
<10,28,35,36,37,38,39,40,41,42>
+3V_VGA <18>
+12VALW <32,34,39>
+1.5VSUS <2,4,10,12,13,37>
+1.5V_VGA <18,20,21,22>
+1.8V_VGA <15,16,18,19>
+3V_DELAY <15,17,18,42>
+VGA_CORE <18,42>

PR204
10.2K/F_4

V0=0.827*(R1+R2)/R2
Symour-XT

Voltage level

R1 Value

R1 P/N

17W

1.0V

2.15K

CS22152FB07

25W

0.935V

1.37K

CS21372FB19

+1.8V
+12VALW
+1.8V_VGA

8
7
6
5

0.1U/10V_4
PC248

PC249

PC250
*10U/6.3V_6

PQ46
2N7002K

PQ57
RJK0392DPA

*10U/6.3V_6

PQ45
PDTC144EU

PR218
1M_4

(5A )

PC188

*10U/6.3V_6

PC235
0.1U/10V_4

S
1
2
3

PC236

1.8VGFX_ONG

G
4

0.1U/10V_4

1.5V_ONG

PQ58
*2N7002K

0.01U/16V_4

PL26

PC237
0.1U/10V_4

PR219
1M_4

+1.8V

*80/5A
PR189
1M_4

PR217
1M_4
1.5V_OND

1.5A
+1.8V_VGA

PC245

PR250
*22_8

PC168
0.01U/16V_4

33K/F_4

PC159
0.47U/6.3V_4

+VIN

3
2
1

PQ42
2N7002K

PQ56
2N7002K

PC163

PQ33
*2N7002K

PQ40
QM3002N3

1.8VGFX_OND

0.1U/10V_4

PR185
1M_4

PR175
*22_8
PR191
1M_4

DGPU_PR_EN
PR188

+1.5VSUS

+12VALW

+1.5V_VGA
+VIN

+1.5V_VGA

+12VALW
+3V_VGA

+3VS5

+VIN

<42>

3VGFX_ONG

R234

0_4

PX_MODE1

PX_MODE1 <18>

30K/F_4
PC191
0.47U/6.3V_4

PR99
*0_8
PC53
0.1U/10V_4

0_4

+3V

+3V_VGA

PC49

PC85
0.1U/10V_4

*10U/6.3V_6

0.06A

DGPU_PWR_EN
PR176

*0_4

DGPU_PR_EN PR220
PQ14
QM3002V
PC137
0.01U/16V_4

PR187
1M_4

PR221

PC86
0.1U/10V_4

PQ34
2N7002K

PQ35
2N7002K

3VGFX_OND
PQ6
*2N7002K

PR85
*22_8
PR190
1M_4

8232EN

1
2
5
6

PR166
1M_4

PROJECT : R33
Quanta Computer Inc.
NB5

Size
Custom

Document Number

Date: Monday, August 29, 2011


1

Rev

+VGACORE (RT8208/1.8V)
43

Sheet
8

1A
of

43

Você também pode gostar