Você está na página 1de 32

LOAD

From Utility
MSP430FE42x(A)/FE42x2 Reference Board
UTXD0
Sx,COMx
V1-/Vref(O)
Px.x
Vref(I)
URXD0
32,768 Hz
XIN
XOUT
R33
R03
ESP430CE1/1A/1B
I
IN
V
IN
V1+
I1+
I1-
I2+ (see Note)
I2- (see Note)
RST
VSS
VCC
MSP430FE42x(A)/FE42x2
V1-
VREF
MAX CUM
A
B
C
D
E
kWh REAC TEST kW
N L

LOAD
From Utility
UTXD0
Sx,COMx
V1-/Vref(O)
Px.x
Vref(I)
URXD0
32,768 Hz
XIN
XOUT
R33
R03
V1+
I1+
I1-
I2+ (see Note)
I2- (see Note)
RST
VSS
VCC
V1-
VREF
MAX CUM
A
B
C
D
E
kWh REAC TEST kW
CT
I
IN
V
IN
N
L
MSP430FE42x(A)/FE42x2 Reference Board
ESP430CE1/1A/1B
MSP430FE42x(A)/FE42x2

LOAD
From Utility
N L
UTXD0
Sx,COMx
V1-/Vref(O)
Px.x
Vref(I)
URXD0
32,768 Hz
XIN
XOUT
R33
R03
I1
IN
V
IN
V1+
I1+
I1-
I2+
I2-
RST
VSS
VCC
V1-
VREF
MAX CUM
A
B
C
D
E
kWh REAC TEST kW
CT
I2
IN
MSP430FE42x(A) Reference Board
ESP430CE1(A)
MSP430FE42x(A)

LOAD
From Utility
N L
MSP430FE42x(A)/FE42x2 Reference Board
UTXD0
Sx,COMx
V1-/Vref(O)
Px.x
Vref(I)
URXD0
32,768 Hz
XIN
XOUT
R33
R03
ESP430CE1/1A/1B
I
IN
V
IN
V1+
I1+
I1-
I2+ (see Note)
I2- (see Note)
RST
VSS
VCC
MSP430FE42x(A)/FE42x2
V1-
VREF
MAX CUM
A
B
C
D
E
kWh REAC TEST kW
CT

V(inp.max) +
VoltageGain V(Line, Nom) 2

R2
R1 )R2
kV1 +
Voltage(Line, Nom) 2 2

2
15
1 *
Vref*V(inp.max)2
Vref

V(I, inp.max) +CurrentGain Imax R(Shunt) 2

kI1 +
Current(Line, Nom) 2 2

2
15
1 *
Vref*V(I,inp.max)2
Vref

V(I, inp.max) +
CurrentGain Imax
CTRatio R(Burden) 2

kI1 +
Current(Line, Nom) 2 2

2
15
1 *
Vref*V(I,inp.max)2
Vref

InterruptLevel +
Pulses
kWh

1000
3600

fADC
kV1 kI1 4096

Interface
Er
ro
r
K
W
kWh
Mains Load
MSP430FE42x(A)/FE42x2
CalibrationTerminal:
Switch open: Calibration
Switch closed: Normal Use
Current Voltage
Live
Live
Neutral Neutral
Transmit
Receive
Ws Pulse

nHIcalc +C
Z1
I
1HI
V
1
cos 1
n
per
f
mains

f
ADC
4096
[steps
2
]
nLOcalc +C
Z1
I
1LO
V
1
cos 1
n
per
f
mains

f
ADC
4096
[steps
2
]
Slope : GAINCORR1 +
n
HIcalc
*n
LOcalc
n
HImeas
*n
LOmeas
2
14
Offset : POFFSET1 +
n
HImeas
n
LOcalc
*n
LOmeas
n
HIcalc
n
HImeas
*n
LOmeas

f
mains
n
per

4096
f
ADC

nHIcalc +C
Z1
I
1HI
V
1
cos 1
n
per
f
mains

f
ADC
4096
+29, 322.80806 20 230 1
1
50

2048
4096
nHIcalc +1, 348, 849.171 +14, 94F1h [steps
2
]
nLOcalc +67, 442.458 +1, 0772h
nLOcalc +C
Z1
I
1LO
V
1
cos 1
n
per
f
mains

f
ADC
4096
+29, 322.80806 1 230 1
1
50

2048
4096
GAINCORR1 +
n
HIcalc
*n
LOcalc
n
HImeas
*n
LOmeas
2
14
+
14, 94F1h *1, 0772h
14, 6040h *1, 0CB7h
2
14
+1.01171 2
14
+40C0h
POFFSET1 +
n
HImeas
n
LOcalc
*n
LOmeas
n
HIcalc
n
HImeas
*n
LOmeas

f
mains
n
per

4096
f
ADC
POFFSET1 +
14, 6040h 1, 0770h *1, 0CB7h 14, 94F1h
14, 6040h *1, 0CB7h

50
1

4096
2048
+215,489 +FFFC, B63Fh
n
corr
+(n
meas
GAINCORR1) 2
14
)POFFSET1
n
per
f
mains

f
ADC
4096
n
HIcorr
+(14, 6040h 40C0h) 2
14
)FFFC, B63Fh
1
50

2048
4096
+1, 348, 890 +14, 951Ah
n
LOcorr
+(1, 0CB7h 40C0h) 2
14
)FFFC, B63Fh
1
50

2048
4096
+67, 441 +1, 0771h

Reference Meter
I-
Gen.
V-
Gen.
j
Control
Host
Interface
Reference
Meter 1 Meter 2 Meter n
Host Computer
Calibration Equipment
Control
Ws Pulses
Transmit/Receive
(UART or SPI)
n
2n

Reference Meter
I-
Gen.
V-
Gen.
j
Control
Host
Interface
Reference
Meter 1 Meter 2 Meter n
Host Computer
Calibration Equipment
Control

Voltage
Regulator
~230 V 3 V / 4 mA
470 nF /
~200 V
560R / 5W
4.1 V 220 F

Power line
Px.x

AV
SS
V1-
I1-
MSP430FE42x(A)/FE42x2
+3 V
To other digital parts
DV
SS
AV
CC
DV
CC
0 V
AGND
To other analog parts
L Cd Ca
Cb
Battery or Power Supply
To metallization of case
VREF(I)
100 nF
Ca = Cd = 100 nF
Cb > 10 F
V1+
I1+
33 nF 33 nF
R
Sensor
33 nF 33 nF
R
Sensor
1 kW
1 kW
1 kW
1 kW

DV
SS
DV
CC
AV
SS
I1+
MSP430FE42x(A)/
FE42x2
0 V
Rsens
Rp
C
Long Cable
Shield
PC Board
Battery
Sensor
I1-
DVss DVcc
AVss
Port
A1
MSP430FE42x(A)/
FE42x2
0 V
Rv
Rsens
Rp
C
Long Cable
Shield
PC Board
Battery
Sensor
Drilled Wires

Init System
Init ESP
Start
Measurement
RTC
Interrupt
Exit
ESP Interrupt
Dump Values
initiate additional
Calculations
Toggle Power
output LED
Background Foreground
Update Display
Check Port
Process UART
Exit
UART Interrupt
Add received Char
to buffer
Switch CPU to
active Mode if
Frame received
Exit
Port Interrupt
Check Port Flags
Switch CPU to
active Mode
Exit
Update Clock
Switch CPU to
active Mode if
Display Update is
requested
Set CPU to Low
Power Mode

correctionvalue +*
CurrentEnergyValue Error%
4096

correctionvalue +*
CurrentEnergyValue Error%
4096

Reset button
Idle mode button
Power supply
Left : External
Right: Power Line
Pulse output
LED connector JTAG RS232
Interface connectors
+ | - + | - + | -
V I1 I2
Input
External power supply
GND
Vcc (~5V)
LCD assembled
on back side
Toggle display button
Analog input circuit
MSP430FE427(A)/
FE4272 MSP430
Burden resistors
(not assembled)
Jumper to connect negative input to GND
(not assembled)
MSP430FE
device

M
S
P
4
3
0
F
E
4
2
x
(
A
)
/
F
E
4
2
x
2
T
e
x
a
s

I
n
s
t
r
u
m
e
n
t
s
F
E
4
2
7
(
A
)
/
F
E
4
2
x
2

R
e
f
_
B
o
a
r
d

F
E
4
2
7
(
A
)
/
F
E
4
2
x
2

R
e
f
_
B
o
a
r
d

F
E
4
2
7
(
A
)
/
F
E
4
2
x
2

R
e
f
_
B
o
a
r
d

Você também pode gostar