0d347 Compal LA-6752P LA-6754P PDF

A
Compal Confidential
2
G470/G570 UMA M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH
2010-10-22
LA-6752P / LA-6754P
REV:0.2
Issued Date
Compal Electronics, Inc.
Compal Secret Data
Security Classification
2010/07/12
2012/07/11
Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A
Title
Cover Page
Size Document Number
Custom
Rev
0.2
LA-6752P
Date:
Friday, November 26, 2010
Sheet
E
of
50
Compal confidential
For 14"(Page 4x)

LS6753P PWR/B
LS6751P CardReader/B
File Name : G470/G570
Intel
Sandy Bridge
DDR3 SO-DIMM *2
Socket-rPGA988B
37.5mm*37.5mm
Page33
100MHz
2.7GT/s
Page32
CRT
Connector
FDI *8
Up to 8GB
Dual Channel
DDR3 1066MHz(1.5V)
DDR3 1333MHz(1.5V)
Audio Jacks
Page39
PCI-E x1 *6
USB2.0 *14
Camera Conn.
BlueTooth Conn.
Page42
SATA *6
Page14-22
Page36
RJ-45
Connector
PCI Express
Mini Card Slot

*1
Page34
SPIROM
BIOS
Card Reader
Reltek
LPC BUS
PCI-E(WLAN)
Page40
EC
Mini Card Slot *1
WLAN
WiMAX
Int. MIC
CX20671
AR8151-B(GLAN)
AR8152-B(10/100)
2 channel speaker
Audio Codec
Conexant
AZALIA
FCBGA 989
25mm*25mm
Page35
Page12-13
DMI *4
Intel
Cougar Point
LVDS Page31
Connector
LAN
Athros
BANK 0, 1, 2, 3
Page5-11
HDMI
Connector
For 15"(Page 4x+1)

LS6753P PWR/B
LS6751P CardReader/B
LS6754P LED/B
LS6755P ODD/B
RTS5139
SDXC/MMC/MS/xD
ENE KB930
ENE KB9012
USB(WiMAX)
USB2.0 *1(Right)
Page34
Touch Pad
Thermal Sensor
EMC1403
USB2.0 *2(Left)
Int. KBD
Page37
SPI ROM
Page41
eSATA+USB(Left) Page42
(Port 0/Port 1 support SATA3)
SATA3 HDD
Page38
SATA ODD
Page38
Issued Date
Compal Secret Data
2010/07/12
2012/07/11
Deciphered Date
A
Title
Block Diagram
Custom
Rev
0.2
LA-6752P
Date:
Sheet
E
of
50
Voltage Rails
SIGNAL
STATE
Full ON
+5VS
+3VS
power
plane
+1.5VS
+VCCP
+1.5V
+5VALW
+CPU_CORE
+B
+VGA_CORE
+3VALW
+GFX_CORE
+0.75VS
S0
S3
S5 S4/ Battery only
S5 S4/AC & Battery

don't exist
+VALW
+V
+VS
Clock
HIGH
HIGH
HIGH
HIGH
ON
ON
ON
ON
LOW
HIGH
HIGH
HIGH
ON
ON
ON
LOW
S3 (Suspend to RAM)
LOW
LOW
HIGH
HIGH
ON
ON
OFF
OFF
S4 (Suspend to Disk)
LOW
LOW
LOW
HIGH
ON
OFF
OFF
OFF
S5 (Soft OFF)
LOW
LOW
LOW
LOW
ON
OFF
OFF
OFF
Board ID / SKU ID Table for AD channel
Board ID
0
1
2
3
4
5
6
7
+1.05VS
SLP_S1# SLP_S3# SLP_S4# SLP_S5#
S1(Power On Suspend)
BOARD ID Table
+1.8VS
State
PCB Revision
0.1
Vcc
Ra/Rc/Re
Board ID
0
1
2
3
4
5
6
7
3.3V +/- 5%
100K +/- 5%
Rb / Rd / Rf
0
8.2K +/- 5%
18K +/- 5%
33K +/- 5%
56K +/- 5%
100K +/- 5%
200K +/- 5%
NC
V AD_BID min
0 V
0.216 V
0.436 V
0.712 V
1.036 V
1.453 V
1.935 V
2.500 V
V AD_BID typ
0 V
0.250 V
0.503 V
0.819 V
1.185 V
1.650 V
2.200 V
3.300 V
V AD_BID max
0 V
0.289 V
0.538 V
0.875 V
1.264 V
1.759 V
2.341 V
3.300 V
EVT
DVT
PVT
MP
S5 S4/AC
USB Port Table

USB 2.0 USB 1.1 Port
0
1
2
3
4
5
6
7
8
9
10
11
12
13
UHCI0
Address
EC SM Bus1 address
EC SM Bus2 address
Device
Address
Device
Smart Battery
0001 011X b
UHCI1
EHCI1
Thermal Sensor EMC1403-2
UHCI2
1001_101xb
UHCI3
PCH SM Bus address

3
UHCI4
Device
Address
DDR DIMM0
1001 000Xb
DDR DIMM2
1001 010Xb
EHCI2
UHCI5
UHCI6
3 External
USB Port
BOM Structure Table

BTO Item
CAMERA DEVICE
Blue Tooth
eSATA
COMMON HDMI
Connector
45 LEVEL
10/100 LAN
GIGA LAN
USB/B (Right Side)

USB Port (Left Side)
Camera
Mini Card(WLAN)
BOM Structure
CMOS@
BT@
ESATA@
HDMI@
ME@
45@
8152@
GIGA@
Card Reader
Blue Tooth
SMBUS Control Table

SOURCE
SMB_EC_CK1
SMB_EC_DA1
SMB_EC_CK2
SMB_EC_DA2
SMBCLK
SMBDATA
SML0CLK
SML0DATA
4
SML1CLK
SML1DATA
KB930
+3VALW
KB930
+3VALW
PCH
+3VALW
PCH
+3VALW
PCH
+3VALW
VGA
WLAN
WWAN
Thermal
Sensor
BATT
KE930
SODIMM
+3VS
+3VALW
+3VS
+3VS
+3VS
2010/07/12
Issued Date
Compal Secret Data
2012/07/11
Deciphered Date
A
+3VS
+3VS
Unpop
PCH
Title
Notes List
Size
B
Date:
Document Number
Rev
0.2
LA-6752P
Sheet
E
of
50
Power-Up/Down Sequence
Without BACO option :
All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up
sequence, though a shorter ramp-up duration is preferred.
PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation

PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON
VDDR3 should ramp-up before or simultaneously with VDDC.
BACO option :
For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before
DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
D
PE_GPIO0 : High ->Normal operation (dGPU is not reseton BACO mode)

PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)
The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and
VDD_CT have ramped up.
VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to
ramp-up (or vice versa).)
PCIE_VDDC(1.0V)
VDDR3(3.3VGS)
Note: Do not drive any IOs before VDDR3 is ramped up.
VDDR1(1.5VGS)
VDDC/VDDCI(1.12V)
dGPU Power Pins
Voltage
PX 3.0
BACO Mode Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT,

DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD,
DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI,
DPLL_PVDD, MPV18, and SPV18
1.8V
OFF
ON
1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and

SPV10
1.0V
OFF
ON
575mA
PCIE_VDDC
1.0V
OFF
ON
2A
VDDR3 , and A2VDD
3.3V
OFF
ON
190mA
BIF_VDDC (current consumption = 55mA@1.0V, in

BACO mode)
Same as
VDDC
OFF
ON
Same as
PCIE_VDDC
70mA
VDDR1
1.5V
OFF
OFF
2.8A
VDDC/VDDCI
1.12V
OFF
OFF
12.9A
Power Sequence
C
VDD_CT(1.8V)
+1.0V
SI4800
BACO(jmp)
+1.0VGS
EN
+3.3VALWMOS
PERSTb
+3.3VGS
BACO(jmp)
+1.5V
REFCLK
SI4800
+1.5VGS
EN
+B
Straps Reset
Regulator
+VGA_CORE
1.12V
+1.8V
Straps Valid
SI4800
BACO(jmp)
+1.8VGS
PX_mode
PE_EN
EN
BACO Switch
P25
PWRGOOD
BIF_VDDC
Global ASIC Reset
Regulators
VDDC/VDDCI
VDDR1
PE_GPIO1
PE_GPIO0
T4+16clock
iGPU
dGPU
P24
Compal Secret Data
Issued Date
2010/07/12
Deciphered Date
2012/07/11
5
Title

CLOCK GENERATOR
Size
Document Number
Rev
0.2
LA-6752P
Date:
Sheet
1
of
50
+1.05VS
DMI_RX#[0]
DMI_RX#[1]
DMI_RX#[2]
DMI_RX#[3]
<16>
<16>
<16>
<16>
DMI_CRX_PTX_P0
DMI_CRX_PTX_P1
DMI_CRX_PTX_P2
DMI_CRX_PTX_P3
B28
B26
A24
B23
DMI_RX[0]
DMI_RX[1]
DMI_RX[2]
DMI_RX[3]
<16>
<16>
<16>
<16>
DMI_CTX_PRX_N0
DMI_CTX_PRX_N1
DMI_CTX_PRX_N2
DMI_CTX_PRX_N3
G21
E22
F21
D21
DMI_TX#[0]
DMI_TX#[1]
DMI_TX#[2]
DMI_TX#[3]
<16>
<16>
<16>
<16>
DMI_CTX_PRX_P0
DMI_CTX_PRX_P1
DMI_CTX_PRX_P2
DMI_CTX_PRX_P3
G22
D22
F20
C21
<16>
<16>
<16>
<16>
<16>
<16>
<16>
<16>
FDI_CTX_PRX_N0
FDI_CTX_PRX_N1
FDI_CTX_PRX_N2
FDI_CTX_PRX_N3
FDI_CTX_PRX_N4
FDI_CTX_PRX_N5
FDI_CTX_PRX_N6
FDI_CTX_PRX_N7
A21
H19
E19
F18
B21
C20
D18
E17
<16>
<16>
<16>
<16>
<16>
<16>
<16>
<16>
FDI_CTX_PRX_P0
FDI_CTX_PRX_P1
FDI_CTX_PRX_P2
FDI_CTX_PRX_P3
FDI_CTX_PRX_P4
FDI_CTX_PRX_P5
FDI_CTX_PRX_P6
FDI_CTX_PRX_P7
A22
G19
E20
G18
B20
C19
D19
F17
<16> FDI_FSYNC0
<16> FDI_FSYNC1
FDI_INT
<16>
<16> FDI_LSYNC0
<16> FDI_LSYNC1
R7
24.9_0402_1%
J18
J17
FDI_INT
H20
FDI_LSYNC0
FDI_LSYNC1
J19
H17
DMI_TX[0]
DMI_TX[1]
DMI_TX[2]
DMI_TX[3]
FDI0_TX#[0]
FDI0_TX#[1]
FDI0_TX#[2]
FDI0_TX#[3]
FDI1_TX#[0]
FDI1_TX#[1]
FDI1_TX#[2]
FDI1_TX#[3]
FDI0_TX[0]
FDI0_TX[1]
FDI0_TX[2]
FDI0_TX[3]
FDI1_TX[0]
FDI1_TX[1]
FDI1_TX[2]
FDI1_TX[3]
FDI0_FSYNC
FDI1_FSYNC
FDI_INT
FDI0_LSYNC
FDI1_LSYNC
EDP_COMP
eDP_COMPIO and ICOMPO signals

should be shorted near balls
and routed with typical
impedance <25 mohms
eDP_HPD
A18
A17
B16
eDP_COMPIO
eDP_ICOMPO
eDP_HPD
C15
D15
eDP_AUX
eDP_AUX#
C17
F16
C16
G15
C18
E16
D16
F15
eDP_TX[0]
eDP_TX[1]
eDP_TX[2]
eDP_TX[3]
eDP
FDI_FSYNC0
FDI_FSYNC1
PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMPO
DMI
B27
B25
A25
B24
eDP_TX#[0]
eDP_TX#[1]
eDP_TX#[2]
eDP_TX#[3]
PCI EXPRESS* - GRAPHICS
+1.05VS
DMI_CRX_PTX_N0
DMI_CRX_PTX_N1
DMI_CRX_PTX_N2
DMI_CRX_PTX_N3
Intel(R) FDI
<16>
<16>
<16>
<16>
J22
J21
H22
PEG_RX#[0]
PEG_RX#[1]
PEG_RX#[2]
PEG_RX#[3]
PEG_RX#[4]
PEG_RX#[5]
PEG_RX#[6]
PEG_RX#[7]
PEG_RX#[8]
PEG_RX#[9]
PEG_RX#[10]
PEG_RX#[11]
PEG_RX#[12]
PEG_RX#[13]
PEG_RX#[14]
PEG_RX#[15]
K33
M35
L34
J35
J32
H34
H31
G33
G30
F35
E34
E32
D33
D31
B33
C32
PEG_RX[0]
PEG_RX[1]
PEG_RX[2]
PEG_RX[3]
PEG_RX[4]
PEG_RX[5]
PEG_RX[6]
PEG_RX[7]
PEG_RX[8]
PEG_RX[9]
PEG_RX[10]
PEG_RX[11]
PEG_RX[12]
PEG_RX[13]
PEG_RX[14]
PEG_RX[15]
J33
L35
K34
H35
H32
G34
G31
F33
F30
E35
E33
F32
D34
E31
C33
B32
PEG_TX#[0]
PEG_TX#[1]
PEG_TX#[2]
PEG_TX#[3]
PEG_TX#[4]
PEG_TX#[5]
PEG_TX#[6]
PEG_TX#[7]
PEG_TX#[8]
PEG_TX#[9]
PEG_TX#[10]
PEG_TX#[11]
PEG_TX#[12]
PEG_TX#[13]
PEG_TX#[14]
PEG_TX#[15]
PEG_TX[0]
PEG_TX[1]
PEG_TX[2]
PEG_TX[3]
PEG_TX[4]
PEG_TX[5]
PEG_TX[6]
PEG_TX[7]
PEG_TX[8]
PEG_TX[9]
PEG_TX[10]
PEG_TX[11]
PEG_TX[12]
PEG_TX[13]
PEG_TX[14]
PEG_TX[15]
PEG_COMP
PEG_ICOMPI and RCOMPO signals should be

shorted and routed
with - max length = 500 mils - typical
impedance = 43 mohms
PEG_ICOMPO signals should be routed with max length = 500 mils
- typical impedance = 14.5 mohms
R1
24.9_0402_1%
JCPU1A
M29
M32
M31
L32
L29
K31
K28
J30
J28
H29
G27
E29
F27
D28
F26
E25
M28
M33
M30
L31
L28
K30
K27
J29
J27
H28
G28
E28
F28
D27
E26
D25
Sandy Bridge_rPGA_Rev1p0
ME@
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PROCESSOR(1/7) DMI,FDI,PEG

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
of
50
JCPU1B
D
AN34
PROC_SELECT#
SKTOCC#
+1.05VS
R15
56_0402_5%
1
2
H_PROCHOT#
<32> H_PROCHOT#
<19> H_THRMTRIP#
AL33
H_PECI
AN33
H_PROCHOT#_R
AL32
H_THRMTRIP#
AN32
DPLL_REF_CLK
DPLL_REF_CLK#
PECI
PROCHOT#
SM_DRAMRST#
SM_RCOMP[0]
SM_RCOMP[1]
SM_RCOMP[2]
AM34
PM_SYNC
R26
0_0402_5%1
H_CPUPWRGD_R
2
2
<19> H_CPUPWRGD
AP33
R29
1
2 PM_DRAM_PWRGD_R
130_0402_5%
V8
SM_DRAMPWROK
R27
10K_0402_5%
UNCOREPWRGOOD
BUF_CPU_RST#
AR33
RESET#
TCK
TMS
TRST#
JTAG & BPM
H_PM_SYNC_R
R12
R13
A16
A15
2
2
DG1.0
1 1K_0402_5%
1 1K_0402_5%
+1.05VS
R8
H_DRAMRST#
AK1
A5
A4
SM_RCOMP0
SM_RCOMP1
SM_RCOMP2
AP29
AP27
XDP_PRDY#
XDP_PREQ#
AR26
AR27
AP30
XDP_TCK
XDP_TMS
XDP_TRST#
XDP_TMS
XDP_TDI
XDP_TDO
AR28
AP26
XDP_TDI
XDP_TDO
XDP_TCK
R24
XDP_TRST# R25
H_DRAMRST# <7>
R16
R17
R18
1 140_0402_1%
1 25.5_0402_1%
1 200_0402_1%
2
2
2
DDR3 Compensation Signals
THERMTRIP#
PWR MANAGEMENT
R22
0_0402_5%
1
2
<16> H_PM_SYNC
CLK_CPU_DMI <15>
CLK_CPU_DMI# <15>
CATERR#
PRDY#
PREQ#
C
R11
DG1.0
0_0402_5%
1
2
1
2
0_0402_5%
DDR3
MISC
<19,32> H_PECI
H_CATERR#
THERMAL
closs to EC 250~750mils
R9
62_0402_5%
BCLK
BCLK#
CLOCKS
C26
<18> H_SNB_IVB#
MISC
R10
CLK_CPU_DMI_R
CLK_CPU_DMII#_R
A28
A27
TDI
TDO
DBR#
BPM#[0]
BPM#[1]
BPM#[2]
BPM#[3]
BPM#[4]
BPM#[5]
BPM#[6]
BPM#[7]
AL35 XDP_DBRESET#
+1.05VS
R28
R20
R21
R23
2
2
2
1 51_0402_5%
1 51_0402_5%
1 51_0402_5%
PU/PD for JTAG signals
1 51_0402_5%
1 51_0402_5%
2
2
1 1K_0402_5%
+3VS
XDP_BPM#0
XDP_BPM#1
XDP_BPM#2
XDP_BPM#3
XDP_BPM#4
XDP_BPM#5
XDP_BPM#6
XDP_BPM#7
AT28
AR29
AR30
AT30
AP32
AR31
AT31
AR32
+3VALW
C33
0.1U_0402_16V4Z
ME@
Buffered reset to CPU
10/12 reserve R880 / R882
+1.5V_CPU_VDDQ
1
PM_SYS_PWRGD_BUF
@
R33
39_0402_5%
SUSP
2
G
R34
43_0402_1%
1
2
BUF_CPU_RST#
U2
@
Q1
2N7002H_SOT23-3
Change footprint
20100814
BUFO_CPU_RST# 4
SN74LVC1G07DCKR_SC70-5
NC
Y
A
3V
1
2
PLT_RST#
PLT_RST# <18>
3
<10,37,51> SUSP
74AHC1G09GW_TSSOP5
R32
75_0402_5%
O
A
C34
0.1U_0402_16V4Z
<16> PM_DRAM_PWRGD
2
1
U1
R161 100K_0402_5%
1
2
+1.05VS
R35 @
0_0402_5%
2
+3VS
R30
200_0402_5%
R880
@
2
1 2
0_0402_5%
1
+3VS
R882
@
2
<16> SYS_PWROK
0_0402_5%
1
<16,32> PCH_POK
Compal Secret Data
Issued Date
2009/12/01
2010/12/31
Deciphered Date
5
Title

PROCESSOR(2/7) PM,XDP,CLK

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
of
50
JCPU1D
<12> DDR_A_D[0..63]
<12> DDR_A_BS0
<12> DDR_A_BS1
<12> DDR_A_BS2
C5
D5
D3
D2
D6
C6
C2
C3
F10
F8
G10
G9
F9
F7
G8
G7
K4
K5
K1
J1
J5
J4
J2
K2
M8
N10
N8
N7
M10
M9
N9
M7
AG6
AG5
AK6
AK5
AH5
AH6
AJ5
AJ6
AJ8
AK8
AJ9
AK9
AH8
AH9
AL9
AL8
AP11
AN11
AL12
AM12
AM11
AL11
AP12
AN12
AJ14
AH14
AL15
AK15
AL14
AK14
AJ15
AH15
SA_DQ[0]
SA_DQ[1]
SA_DQ[2]
SA_DQ[3]
SA_DQ[4]
SA_DQ[5]
SA_DQ[6]
SA_DQ[7]
SA_DQ[8]
SA_DQ[9]
SA_DQ[10]
SA_DQ[11]
SA_DQ[12]
SA_DQ[13]
SA_DQ[14]
SA_DQ[15]
SA_DQ[16]
SA_DQ[17]
SA_DQ[18]
SA_DQ[19]
SA_DQ[20]
SA_DQ[21]
SA_DQ[22]
SA_DQ[23]
SA_DQ[24]
SA_DQ[25]
SA_DQ[26]
SA_DQ[27]
SA_DQ[28]
SA_DQ[29]
SA_DQ[30]
SA_DQ[31]
SA_DQ[32]
SA_DQ[33]
SA_DQ[34]
SA_DQ[35]
SA_DQ[36]
SA_DQ[37]
SA_DQ[38]
SA_DQ[39]
SA_DQ[40]
SA_DQ[41]
SA_DQ[42]
SA_DQ[43]
SA_DQ[44]
SA_DQ[45]
SA_DQ[46]
SA_DQ[47]
SA_DQ[48]
SA_DQ[49]
SA_DQ[50]
SA_DQ[51]
SA_DQ[52]
SA_DQ[53]
SA_DQ[54]
SA_DQ[55]
SA_DQ[56]
SA_DQ[57]
SA_DQ[58]
SA_DQ[59]
SA_DQ[60]
SA_DQ[61]
SA_DQ[62]
SA_DQ[63]
AE10
AF10
V6
SA_BS[0]
SA_BS[1]
SA_BS[2]
AE8
AD9
AF9
<12> DDR_A_CAS#
<12> DDR_A_RAS#
<12> DDR_A_WE#
SA_CLK[0]
SA_CLK#[0]
SA_CKE[0]
AB6
AA6
V9
M_CLK_DDR0 <12>
<13> DDR_B_D[0..63]
M_CLK_DDR#0 <12>
DDR_CKE0_DIMMA <12>
SA_CLK[1]
SA_CLK#[1]
SA_CKE[1]
AA5
AB5
V10
M_CLK_DDR1 <12>
M_CLK_DDR#1 <12>
DDR_CKE1_DIMMA <12>
RSVD_TP[1]
RSVD_TP[2]
RSVD_TP[3]
AB4
AA4
W9
RSVD_TP[4]
RSVD_TP[5]
RSVD_TP[6]
SA_CS#[0]
SA_CS#[1]
RSVD_TP[7]
RSVD_TP[8]
DDR SYSTEM MEMORY A
DDR_A_D0
DDR_A_D1
DDR_A_D2
DDR_A_D3
DDR_A_D4
DDR_A_D5
DDR_A_D6
DDR_A_D7
DDR_A_D8
DDR_A_D9
DDR_A_D10
DDR_A_D11
DDR_A_D12
DDR_A_D13
DDR_A_D14
DDR_A_D15
DDR_A_D16
DDR_A_D17
DDR_A_D18
DDR_A_D19
DDR_A_D20
DDR_A_D21
DDR_A_D22
DDR_A_D23
DDR_A_D24
DDR_A_D25
DDR_A_D26
DDR_A_D27
DDR_A_D28
DDR_A_D29
DDR_A_D30
DDR_A_D31
DDR_A_D32
DDR_A_D33
DDR_A_D34
DDR_A_D35
DDR_A_D36
DDR_A_D37
DDR_A_D38
DDR_A_D39
DDR_A_D40
DDR_A_D41
DDR_A_D42
DDR_A_D43
DDR_A_D44
DDR_A_D45
DDR_A_D46
DDR_A_D47
DDR_A_D48
DDR_A_D49
DDR_A_D50
DDR_A_D51
DDR_A_D52
DDR_A_D53
DDR_A_D54
DDR_A_D55
DDR_A_D56
DDR_A_D57
DDR_A_D58
DDR_A_D59
DDR_A_D60
DDR_A_D61
DDR_A_D62
DDR_A_D63
SA_ODT[0]
SA_ODT[1]
RSVD_TP[9]
RSVD_TP[10]
AK3
AL3
AG1
AH1
DDR_CS0_DIMMA# <12>
DDR_CS1_DIMMA# <12>
AH3
AG3
AG2
AH2
M_ODT0 <12>
M_ODT1 <12>
SA_DQS#[0]
SA_DQS#[1]
SA_DQS#[2]
SA_DQS#[3]
SA_DQS#[4]
SA_DQS#[5]
SA_DQS#[6]
SA_DQS#[7]
C4
G6
J3
M6
AL6
AM8
AR12
AM15
DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_DQS#3
DDR_A_DQS#4
DDR_A_DQS#5
DDR_A_DQS#6
DDR_A_DQS#7
SA_DQS[0]
SA_DQS[1]
SA_DQS[2]
SA_DQS[3]
SA_DQS[4]
SA_DQS[5]
SA_DQS[6]
SA_DQS[7]
D4
F6
K3
N6
AL5
AM9
AR11
AM14
DDR_A_DQS0
DDR_A_DQS1
DDR_A_DQS2
DDR_A_DQS3
DDR_A_DQS4
DDR_A_DQS5
DDR_A_DQS6
DDR_A_DQS7
AD10
W1
W2
W7
V3
V2
W3
W6
V1
W5
AD8
V4
W4
AF8
V5
V7
DDR_A_MA0
DDR_A_MA1
DDR_A_MA2
DDR_A_MA3
DDR_A_MA4
DDR_A_MA5
DDR_A_MA6
DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA11
DDR_A_MA12
DDR_A_MA13
DDR_A_MA14
DDR_A_MA15
SA_MA[0]
SA_MA[1]
SA_MA[2]
SA_MA[3]
SA_MA[4]
SA_MA[5]
SA_MA[6]
SA_MA[7]
SA_MA[8]
SA_MA[9]
SA_MA[10]
SA_MA[11]
SA_MA[12]
SA_MA[13]
SA_MA[14]
SA_MA[15]
SA_CAS#
SA_RAS#
SA_WE#
AB3
AA3
W10
DDR_A_DQS#[0..7]
DDR_A_DQS[0..7]
<12>
<12>
DDR_A_MA[0..15] <12>
<13> DDR_B_BS0
<13> DDR_B_BS1
<13> DDR_B_BS2
<13> DDR_B_CAS#
<13> DDR_B_RAS#
<13> DDR_B_WE#
ME@
DDR_B_D0
DDR_B_D1
DDR_B_D2
DDR_B_D3
DDR_B_D4
DDR_B_D5
DDR_B_D6
DDR_B_D7
DDR_B_D8
DDR_B_D9
DDR_B_D10
DDR_B_D11
DDR_B_D12
DDR_B_D13
DDR_B_D14
DDR_B_D15
DDR_B_D16
DDR_B_D17
DDR_B_D18
DDR_B_D19
DDR_B_D20
DDR_B_D21
DDR_B_D22
DDR_B_D23
DDR_B_D24
DDR_B_D25
DDR_B_D26
DDR_B_D27
DDR_B_D28
DDR_B_D29
DDR_B_D30
DDR_B_D31
DDR_B_D32
DDR_B_D33
DDR_B_D34
DDR_B_D35
DDR_B_D36
DDR_B_D37
DDR_B_D38
DDR_B_D39
DDR_B_D40
DDR_B_D41
DDR_B_D42
DDR_B_D43
DDR_B_D44
DDR_B_D45
DDR_B_D46
DDR_B_D47
DDR_B_D48
DDR_B_D49
DDR_B_D50
DDR_B_D51
DDR_B_D52
DDR_B_D53
DDR_B_D54
DDR_B_D55
DDR_B_D56
DDR_B_D57
DDR_B_D58
DDR_B_D59
DDR_B_D60
DDR_B_D61
DDR_B_D62
DDR_B_D63
C9
A7
D10
C8
A9
A8
D9
D8
G4
F4
F1
G1
G5
F5
F2
G2
J7
J8
K10
K9
J9
J10
K8
K7
M5
N4
N2
N1
M4
N5
M2
M1
AM5
AM6
AR3
AP3
AN3
AN2
AN1
AP2
AP5
AN9
AT5
AT6
AP6
AN8
AR6
AR5
AR9
AJ11
AT8
AT9
AH11
AR8
AJ12
AH12
AT11
AN14
AR14
AT14
AT12
AN15
AR15
AT15
AA9
AA7
R6
AA10
AB8
AB9
SB_DQ[0]
SB_DQ[1]
SB_DQ[2]
SB_DQ[3]
SB_DQ[4]
SB_DQ[5]
SB_DQ[6]
SB_DQ[7]
SB_DQ[8]
SB_DQ[9]
SB_DQ[10]
SB_DQ[11]
SB_DQ[12]
SB_DQ[13]
SB_DQ[14]
SB_DQ[15]
SB_DQ[16]
SB_DQ[17]
SB_DQ[18]
SB_DQ[19]
SB_DQ[20]
SB_DQ[21]
SB_DQ[22]
SB_DQ[23]
SB_DQ[24]
SB_DQ[25]
SB_DQ[26]
SB_DQ[27]
SB_DQ[28]
SB_DQ[29]
SB_DQ[30]
SB_DQ[31]
SB_DQ[32]
SB_DQ[33]
SB_DQ[34]
SB_DQ[35]
SB_DQ[36]
SB_DQ[37]
SB_DQ[38]
SB_DQ[39]
SB_DQ[40]
SB_DQ[41]
SB_DQ[42]
SB_DQ[43]
SB_DQ[44]
SB_DQ[45]
SB_DQ[46]
SB_DQ[47]
SB_DQ[48]
SB_DQ[49]
SB_DQ[50]
SB_DQ[51]
SB_DQ[52]
SB_DQ[53]
SB_DQ[54]
SB_DQ[55]
SB_DQ[56]
SB_DQ[57]
SB_DQ[58]
SB_DQ[59]
SB_DQ[60]
SB_DQ[61]
SB_DQ[62]
SB_DQ[63]
SB_CLK[0]
SB_CLK#[0]
SB_CKE[0]
AE2
AD2
R9
M_CLK_DDR2 <13>
M_CLK_DDR#2 <13>
DDR_CKE2_DIMMB <13>
SB_CLK[1]
SB_CLK#[1]
SB_CKE[1]
AE1
AD1
R10
M_CLK_DDR3 <13>
M_CLK_DDR#3 <13>
DDR_CKE3_DIMMB <13>
RSVD_TP[11]
RSVD_TP[12]
RSVD_TP[13]
AB2
AA2
T9
RSVD_TP[14]
RSVD_TP[15]
RSVD_TP[16]
SB_CS#[0]
SB_CS#[1]
RSVD_TP[17]
RSVD_TP[18]
DDR SYSTEM MEMORY B
JCPU1C
SB_ODT[0]
SB_ODT[1]
RSVD_TP[19]
RSVD_TP[20]
SB_BS[0]
SB_BS[1]
SB_BS[2]
SB_CAS#
SB_RAS#
SB_WE#
AA1
AB1
T10
AD3
AE3
AD6
AE6
DDR_CS2_DIMMB# <13>
DDR_CS3_DIMMB# <13>
AE4
AD4
AD5
AE5
M_ODT2 <13>
M_ODT3 <13>
SB_DQS#[0]
SB_DQS#[1]
SB_DQS#[2]
SB_DQS#[3]
SB_DQS#[4]
SB_DQS#[5]
SB_DQS#[6]
SB_DQS#[7]
D7
F3
K6
N3
AN5
AP9
AK12
AP15
DDR_B_DQS#0
DDR_B_DQS#1
DDR_B_DQS#2
DDR_B_DQS#3
DDR_B_DQS#4
DDR_B_DQS#5
DDR_B_DQS#6
DDR_B_DQS#7
SB_DQS[0]
SB_DQS[1]
SB_DQS[2]
SB_DQS[3]
SB_DQS[4]
SB_DQS[5]
SB_DQS[6]
SB_DQS[7]
C7
G3
J6
M3
AN6
AP8
AK11
AP14
DDR_B_DQS0
DDR_B_DQS1
DDR_B_DQS2
DDR_B_DQS3
DDR_B_DQS4
DDR_B_DQS5
DDR_B_DQS6
DDR_B_DQS7
AA8
T7
R7
T6
T2
T4
T3
R2
T5
R3
AB7
R1
T1
AB10
R5
R4
DDR_B_MA0
DDR_B_MA1
DDR_B_MA2
DDR_B_MA3
DDR_B_MA4
DDR_B_MA5
DDR_B_MA6
DDR_B_MA7
DDR_B_MA8
DDR_B_MA9
DDR_B_MA10
DDR_B_MA11
DDR_B_MA12
DDR_B_MA13
DDR_B_MA14
DDR_B_MA15
SB_MA[0]
SB_MA[1]
SB_MA[2]
SB_MA[3]
SB_MA[4]
SB_MA[5]
SB_MA[6]
SB_MA[7]
SB_MA[8]
SB_MA[9]
SB_MA[10]
SB_MA[11]
SB_MA[12]
SB_MA[13]
SB_MA[14]
SB_MA[15]
DDR_B_DQS#[0..7]
DDR_B_DQS[0..7]
<13>
<13>
DDR_B_MA[0..15] <13>
ME@
R37
1K_0402_5%
R38
1K_0402_5%
2
@ R36
0_0402_5%
1
2
+1.5V
H_DRAMRST#
<6> H_DRAMRST#
R40
0_0402_5%
1
2
<15> DRAMRST_CNTRL_PCH
DDR3_DRAMRST# <12,13>
Q2
BSS138_NL_SOT23-3
R39
4.99K_0402_1%
DDR3_DRAMRST#_R
DRAMRST_CNTRL
C35
0.047U_0402_16V4Z
Eiffel used 0.01u

Module design used 0.047u
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PROCESSOR(3/7) DDRIII

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
of
50
CFG Straps for Processor
CFG2
R41
1K_0402_1%
D
PEG Static Lane Reversal - CFG2 is for the 16x
JCPU1E
Display Port Presence Strap
R353
1K_0402_1%
2
R64
1K_0402_1%
2
RSVD5
RSVD6
RSVD7
B4
D1
VAXG_VAL_SENSE
VSSAXG_VAL_SENSE
VCC_VAL_SENSE
VSS_VAL_SENSE
F25
F24
F23
D24
G25
G24
E23
D23
C30
A31
B30
B29
D30
B31
A30
C29
J20
B18
A19
J15
RSVD8
RSVD9
RSVD10
RSVD11
RSVD12
RSVD13
RSVD14
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
RSVD21
RSVD22
RSVD23
RSVD24
RSVD25
VCCIO_SEL
RSVD41
RSVD42
RSVD43
RSVD44
RSVD45
AR35
AT34
AT33
AP35
AR34
RSVD46
RSVD47
RSVD48
RSVD49
RSVD50
B34
A33
A34
B35
C35
RSVD51
RSVD52
AJ32
AK32
CFG4
VCC_DIE_SENSE
1 : Disabled; No Physical Display Port

attached to Embedded Display Port
0 : Enabled; An external Display Port device is
connected to the Embedded Display Port
CFG6
CFG5
1
AJ26
T8
J16
H16
G16
@ R43
1K_0402_1%
@ R44
1K_0402_1%
2
AJ31
AH31
AJ33
AH33
R42
1K_0402_1%
2
RSVD37
RSVD38
RSVD39
RSVD40
RESERVED
PAD
PAD
PAD
PAD
0:Lane Reversed
CFG4
AT26
AM33
AJ27
T9
T10
T11
T12
definition matches
RSVD33
RSVD34
RSVD35
1: Normal Operation; Lane #

socket pin map definition
CFG2
CFG4
CFG5
CFG6
CFG7
RSVD28
RSVD29
RSVD30
RSVD31
RSVD32
CFG[0]
CFG[1]
CFG[2]
CFG[3]
CFG[4]
CFG[5]
CFG[6]
CFG[7]
CFG[8]
CFG[9]
CFG[10]
CFG[11]
CFG[12]
CFG[13]
CFG[14]
CFG[15]
CFG[16]
CFG[17]
L7
AG7
AE7
AK2
W8
PAD
AH27
CFG2
AK28
AK29
AL26
AL27
AK26
AL29
AL30
AM31
AM32
AM30
AM28
AM26
AN28
AN31
AN26
AM27
AK31
AN29
T13
PCIE Port Bifurcation Straps

RSVD54
RSVD55
AN35
AM35
11: (Default) x16 - Device 1 functions 1 and 2 disabled
CFG[6:5]
RSVD56
RSVD57
RSVD58
*10: x8, x8 - Device 1 function 1 enabled ; function 2
disabled
01: Reserved - (Device 1 function 1 disabled ; function
2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
AT2
AT1
AR1
RSVD27
B1
CFG7
1
KEY
@R45
@
R45
1K_0402_1%
2
ME@
PEG DEFER TRAINING
CFG7
1: (Default) PEG Train immediately following xxRESETB

de assertion
0: PEG Wait for BIOS for training
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PROCESSOR(4/7) RSVD,CFG

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
of
50
JCPU1F
C69
220U_6.3V_M
1
C72
220U_6.3V_M
OSCAN
(220uF_6.3V_4.2L_ESR17m)*2=(SF000002Y00)
C73
330U_D2_2.5VY_R9M
PEG AND DDR
C47
22U_0805_6.3V6M
E11
D14
D13
D12
D11
C14
C13
C12
C11
B14
B12
A14
A13
A12
A11
C65
22U_0805_6.3V6M
C56
22U_0805_6.3V6M
C64
22U_0805_6.3V6M
C55
22U_0805_6.3V6M
C63
22U_0805_6.3V6M
C46
22U_0805_6.3V6M
J23
+1.05VS
R46
75_0402_5%
VR_SVID_CLK series-resistors close to VR
SVID
VIDALERT#
VIDSCLK
VIDSOUT
AJ29
AJ30
AJ28
H_CPU_SVIDALRT#
H_CPU_SVIDCLK
H_CPU_SVIDDAT
R47
R48
R49
1
1
1
2 43_0402_5%
2 0_0402_5%
2 0_0402_5%
R50
1 130_0402_5%
VR_SVID_ALRT# <53>
VR_SVID_CLK <53>
VR_SVID_DAT <53>
+1.05VS
B
VCC_SENCE 100ohm +-1% pull-up to VCC near processor
+CPU_CORE
AJ35 VCCSENSE_R
AJ34 VSSSENSE_R
R52
R53
1
1
0_0402_5%
0_0402_5%
2
2
VCCSENSE <53>
VSSSENSE <53>
1
VCC_SENSE
VSS_SENSE
R51
100_0402_1%
VCCIO_SENSE
VSSIO_SENSE
B10
A10
2
R74
0_0402_5%
@
R54
100_0402_1%
VCCIO_SENSE <51>
VSSIO_SENSE
C62
22U_0805_6.3V6M
8/23 modify
C45
22U_0805_6.3V6M
C61
22U_0805_6.3V6M
C54
22U_0805_6.3V6M
C60
22U_0805_6.3V6M
C44
22U_0805_6.3V6M
C399
330U_X_2VM_R6M
330U_X_2VM_R6M
C91
330U_X_2VM_R6M
C90
330U_X_2VM_R6M
(330uF)*4
C89
330U_X_2VM_R6M
C88
330U_X_2VM_R6M
VCCIO40
C59
22U_0805_6.3V6M
C394 @
B
VCCIO25
VCCIO26
VCCIO27
VCCIO28
VCCIO29
VCCIO30
VCCIO31
VCCIO32
VCCIO33
VCCIO34
VCCIO35
VCCIO36
VCCIO37
VCCIO38
VCCIO39
+1.05VS
1
AH13
AH10
AG10
AC10
Y10
U10
P10
L10
J14
J13
J12
J11
H14
H12
H11
G14
G13
G12
F14
F13
F12
F11
E14
E12
C43
22U_0805_6.3V6M
+CPU_CORE
VCCIO1
VCCIO2
VCCIO3
VCCIO4
VCCIO5
VCCIO6
VCCIO7
VCCIO8
VCCIO9
VCCIO10
VCCIO11
VCCIO12
VCCIO13
VCCIO14
VCCIO15
VCCIO16
VCCIO17
VCCIO18
VCCIO19
VCCIO20
VCCIO21
VCCIO22
VCCIO23
VCCIO24
C58
22U_0805_6.3V6M
C87
22U_0805_6.3V6M
C83
22U_0805_6.3V6M
C78
22U_0805_6.3V6M
C86
22U_0805_6.3V6M
C71
22U_0805_6.3V6M
C82
22U_0805_6.3V6M
1
@
C77
22U_0805_6.3V6M
C70
22U_0805_6.3V6M
C85
22U_0805_6.3V6M
C84
22U_0805_6.3V6M
1
@
C81
22U_0805_6.3V6M
C76
22U_0805_6.3V6M
C80
22U_0805_6.3V6M
C79
22U_0805_6.3V6M
C75
22U_0805_6.3V6M
C74
22U_0805_6.3V6M
C68
22U_0805_6.3V6M
C67
22U_0805_6.3V6M
C66
22U_0805_6.3V6M
VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
VCC96
VCC97
VCC98
VCC99
VCC100
+1.05VS
OSCAN(22uF_0805_6.3V)*13
C42
22U_0805_6.3V6M
(22uF_0805_6.3V)*16
AG35
AG34
AG33
AG32
AG31
AG30
AG29
AG28
AG27
AG26
AF35
AF34
AF33
AF32
AF31
AF30
AF29
AF28
AF27
AF26
AD35
AD34
AD33
AD32
AD31
AD30
AD29
AD28
AD27
AD26
AC35
AC34
AC33
AC32
AC31
AC30
AC29
AC28
AC27
AC26
AA35
AA34
AA33
AA32
AA31
AA30
AA29
AA28
AA27
AA26
Y35
Y34
Y33
Y32
Y31
Y30
Y29
Y28
Y27
Y26
V35
V34
V33
V32
V31
V30
V29
V28
V27
V26
U35
U34
U33
U32
U31
U30
U29
U28
U27
U26
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
P35
P34
P33
P32
P31
P30
P29
P28
P27
P26
C57
22U_0805_6.3V6M
22uF*7 NO-STUFF
18A
C41
22U_0805_6.3V6M
C53
10U_0603_6.3V6M
C52
10U_0603_6.3V6M
QC=94A
DC=53A
C40
10U_0805_6.3V6M
C51
10U_0603_6.3V6M
C39
10U_0805_6.3V6M
C50
10U_0603_6.3V6M
C38
10U_0805_6.3V6M
+CPU_CORE
C49
10U_0603_6.3V6M
C48
10U_0603_6.3V6M
C37
10U_0805_6.3V6M
C36
10U_0805_6.3V6M
Cap quantity follow HR_PDDG_Rev07
(6/16 change 10uF_0603_6.3V)*5
SENSE LINES
+CPU_CORE
POWER
CORE SUPPLY
R75
0_0402_5%
@
VSS_SENCE 100ohm +-1% pull-down to GND near processor

8/12 Modify, need follow diffential routing
R74 close CPU,R75 close PWR
ME@
Issued Date
Compal Secret Data

2010/07/12
2012/07/11
Deciphered Date
5
Title

PROCESSOR(5/7) PWR,BYPASS

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
of
50
+1.5V
<6,37,51> SUSP
R55
220_0402_5%
1
1
@
15K_0402_1%
2
G
+1.5V_CPU_VDDQ
R667
100K_0402_5%
RUN_ON_CPU1.5VS3#
C396
0.1U_0402_10V6K
R56
D
Q3
2N7002H_SOT23-3
Change footprint
20100814
DMN3030LSS-13_SOP8L-8
8
1
7
2
6
3
5
C129
0.1U_0402_10V6K
8/27 change to @
C92
0.1U_0402_10V6K
C96
0.1U_0402_10V6K
C95
0.1U_0402_10V6K
U3
+VSB
+3VALW
+1.5V
PAD-OPEN 4x4m
2
R668
12
1
0_0402_5%
+1.5V_CPU_VDDQ
@ J1
1
8/27 change to stuff
Q4
2N7002H_SOT23-3
Change footprint
20100814
POWER
10/21 Change
C114
0.1U_0402_16V4Z
MISC
10/5 change to 1K
+1.5V_CPU_VDDQ
VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15
AF7
AF4
AF1
AC7
AC4
AC1
Y7
Y4
Y1
U7
U4
U1
P7
P4
P1
2
R63
1K_0402_1%
2
RUN_ON_CPU1.5VS3
1
1
C122
10U_0603_6.3V6M
1.8V RAIL
Q5 @
AP2302GN-HF_SOT23-3
C121
10U_0603_6.3V6M
VCCPLL1
VCCPLL2
VCCPLL3
+V_SM_VREF
100K_0402_5%
R666
@
3
1
+V_SM_VREF_CNT
C123
330U_2.5V_M
+VCCSA
VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8
VCCSA_SENSE
+VCCSA
M27
M26
L26
J26
J25
J24
H26
H25
@
1
R65
C127
10U_0805_6.3V6M
B6
A6
A2
AL1
C126
10U_0805_6.3V6M
C132
1U_0402_6.3V6K
C131
1U_0402_6.3V6K
C130
10U_0805_6.3V6M
C345
22U_0805_6.3V6M
C154
22U_0805_6.3V6M
SM_VREF
C125
10U_0805_6.3V6M
+1.8VS_VCCPLL
1
R62
1K_0402_1%
C124
10U_0805_6.3V6M
R67
0_0805_5%
1
2
+1.5V_CPU_VDDQ
R61
0_0402_5%
2
1
ME@
+1.8VS
VCC_AXG_SENSE <53>
VSS_AXG_SENSE <53>
C120
10U_0603_6.3V6M
AK35
AK34
C119
10U_0603_6.3V6M
VAXG_SENSE
VSSAXG_SENSE
C118
10U_0603_6.3V6M
VAXG1
VAXG2
VAXG3
VAXG4
VAXG5
VAXG6
VAXG7
VAXG8
VAXG9
VAXG10
VAXG11
VAXG12
VAXG13
VAXG14
VAXG15
VAXG16
VAXG17
VAXG18
VAXG19
VAXG20
VAXG21
VAXG22
VAXG23
VAXG24
VAXG25
VAXG26
VAXG27
VAXG28
VAXG29
VAXG30
VAXG31
VAXG32
VAXG33
VAXG34
VAXG35
VAXG36
VAXG37
VAXG38
VAXG39
VAXG40
VAXG41
VAXG42
VAXG43
VAXG44
VAXG45
VAXG46
VAXG47
VAXG48
VAXG49
VAXG50
VAXG51
VAXG52
VAXG53
VAXG54
C117
10U_0603_6.3V6M
C116
330U_D2_2.5VY_R9M
C115
330U_D2_2.5VY_R9M
SENSE
LINES
AT24
AT23
AT21
AT20
AT18
AT17
AR24
AR23
AR21
AR20
AR18
AR17
AP24
AP23
AP21
AP20
AP18
AP17
AN24
AN23
AN21
AN20
AN18
AN17
AM24
AM23
AM21
AM20
AM18
AM17
AL24
AL23
AL21
AL20
AL18
AL17
AK24
AK23
AK21
AK20
AK18
AK17
AJ24
AJ23
AJ21
AJ20
AJ18
AJ17
AH24
AH23
AH21
AH20
AH18
AH17
VREF
C107
22U_0805_6.3V6M
C106
22U_0805_6.3V6M
C105
22U_0805_6.3V6M
C113
22U_0805_6.3V6M
C104
22U_0805_6.3V6M
C112
22U_0805_6.3V6M
C103
22U_0805_6.3V6M
C111
22U_0805_6.3V6M
C102
22U_0805_6.3V6M
C110
22U_0805_6.3V6M
C101
22U_0805_6.3V6M
C109
22U_0805_6.3V6M
C108
22U_0805_6.3V6M
C100
22U_0805_6.3V6M
C99
22U_0805_6.3V6M
C98
22U_0805_6.3V6M
0_0402_5%
R60
@
GRAPHICS
JCPU1G
C97
0.1U_0603_25V7K
+VGFX_CORE
DDR3 -1.5V RAILS
R57
330K_0402_5%
@
8/27 change to @
0_0402_5%
@
1
2
0_0402_5% R59
2
G
Change footprint
20100814
1
Q7
2N7002H_SOT23-3
2
G
RUN_ON_CPU1.5VS3
SA RAIL
<32,37,49,51> SUSP#
@
1
2
0_0402_5% R58
<32> CPU1.5V_S3_GATE
11/18 add for sequence
R885
RUN_ON_CPU1.5VS3#
2 0_0402_5%
VCCSA_SENSE
VCCSA_SENSE <50>
1
+
C128 @
330U_2.5V_M
6.3 X4.2
2 R66
1
2 0_0402_5%
VSSSA_SENSE <50>
VCCSA_SENSE
H23
@
FC_C22
VCCSA_VID1
R68
2 0_0402_5%
R69
2 10K_0402_5%
C22 H_FC_C22
C24
VCCSA_SEL <50>
6/9 change 330U to 22U X2

Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title
PROCESSOR(6/7) PWR
Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
10
of
50
JCPU1H
D
AT35
AT32
AT29
AT27
AT25
AT22
AT19
AT16
AT13
AT10
AT7
AT4
AT3
AR25
AR22
AR19
AR16
AR13
AR10
AR7
AR4
AR2
AP34
AP31
AP28
AP25
AP22
AP19
AP16
AP13
AP10
AP7
AP4
AP1
AN30
AN27
AN25
AN22
AN19
AN16
AN13
AN10
AN7
AN4
AM29
AM25
AM22
AM19
AM16
AM13
AM10
AM7
AM4
AM3
AM2
AM1
AL34
AL31
AL28
AL25
AL22
AL19
AL16
AL13
AL10
AL7
AL4
AL2
AK33
AK30
AK27
AK25
AK22
AK19
AK16
AK13
AK10
AK7
AK4
AJ25
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
JCPU1I
VSS
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
VSS95
VSS96
VSS97
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160
AJ22
AJ19
AJ16
AJ13
AJ10
AJ7
AJ4
AJ3
AJ2
AJ1
AH35
AH34
AH32
AH30
AH29
AH28
AH26
AH25
AH22
AH19
AH16
AH7
AH4
AG9
AG8
AG4
AF6
AF5
AF3
AF2
AE35
AE34
AE33
AE32
AE31
AE30
AE29
AE28
AE27
AE26
AE9
AD7
AC9
AC8
AC6
AC5
AC3
AC2
AB35
AB34
AB33
AB32
AB31
AB30
AB29
AB28
AB27
AB26
Y9
Y8
Y6
Y5
Y3
Y2
W35
W34
W33
W32
W31
W30
W29
W28
W27
W26
U9
U8
U6
U5
U3
U2
T35
T34
T33
T32
T31
T30
T29
T28
T27
T26
P9
P8
P6
P5
P3
P2
N35
N34
N33
N32
N31
N30
N29
N28
N27
N26
M34
L33
L30
L27
L9
L8
L6
L5
L4
L3
L2
L1
K35
K32
K29
K26
J34
J31
H33
H30
H27
H24
H21
H18
H15
H13
H10
H9
H8
H7
H6
H5
H4
H3
H2
H1
G35
G32
G29
G26
G23
G20
G17
G11
F34
F31
F29
ME@
VSS161
VSS162
VSS163
VSS164
VSS165
VSS166
VSS167
VSS168
VSS169
VSS170
VSS171
VSS172
VSS173
VSS174
VSS175
VSS176
VSS177
VSS178
VSS179
VSS180
VSS181
VSS182
VSS183
VSS184
VSS185
VSS186
VSS187
VSS188
VSS189
VSS190
VSS191
VSS192
VSS193
VSS194
VSS195
VSS196
VSS197
VSS198
VSS199
VSS200
VSS201
VSS202
VSS203
VSS204
VSS205
VSS206
VSS207
VSS208
VSS209
VSS210
VSS211
VSS212
VSS213
VSS214
VSS215
VSS216
VSS217
VSS218
VSS219
VSS220
VSS221
VSS222
VSS223
VSS224
VSS225
VSS226
VSS227
VSS228
VSS229
VSS230
VSS231
VSS232
VSS233
VSS234
VSS235
VSS236
VSS237
VSS238
VSS239
VSS240
VSS241
VSS242
VSS243
VSS244
VSS245
VSS246
VSS247
VSS248
VSS249
VSS250
VSS251
VSS252
VSS253
VSS254
VSS255
VSS256
VSS257
VSS258
VSS259
VSS260
VSS261
VSS262
VSS263
VSS264
VSS265
VSS266
VSS267
VSS268
VSS269
VSS270
VSS271
VSS272
VSS273
VSS274
VSS275
VSS276
VSS277
VSS278
VSS279
VSS280
VSS281
VSS282
VSS283
VSS284
VSS285
VSS
F22
F19
E30
E27
E24
E21
E18
E15
E13
E10
E9
E8
E7
E6
E5
E4
E3
E2
E1
D35
D32
D29
D26
D20
D17
C34
C31
C28
C27
C25
C23
C10
C1
B22
B19
B17
B15
B13
B11
B9
B8
B7
B5
B3
B2
A35
A32
A29
A26
A23
A20
A3
ME@
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PROCESSOR(7/7) VSS

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
11
of
50
1
<7> DDR_A_DQS[0..7]
JDIMM1
DDR_A_D2
DDR_A_D3
DDR_A_D8
DDR_A_D9
DDR_A_DQS#1
DDR_A_DQS1
DDR_A_D10
DDR_A_D11
DDR_A_D16
DDR_A_D17
DDR_A_DQS#2
DDR_A_DQS2
DDR_A_D18
DDR_A_D19
DDR_A_D24
DDR_A_D25
DDR_A_DM3
DDR_A_D26
DDR_A_D27
<7> DDR_CKE0_DIMMA
DDR_CKE0_DIMMA
<7> DDR_A_BS2
DDR_A_BS2
DDR_A_MA12
DDR_A_MA9
DDR_A_MA8
DDR_A_MA5
DDR_A_MA3
DDR_A_MA1
<7> M_CLK_DDR0
<7> M_CLK_DDR#0
M_CLK_DDR0
M_CLK_DDR#0
<7> DDR_A_BS0
DDR_A_MA10
DDR_A_BS0
<7> DDR_A_WE#
<7> DDR_A_CAS#
DDR_A_WE#
DDR_A_CAS#
<7> DDR_CS1_DIMMA#
DDR_A_MA13
DDR_CS1_DIMMA#
DDR_A_MA11
DDR_A_MA7
DDR_A_MA6
DDR_A_MA4
DDR_A_MA2
DDR_A_MA0
M_CLK_DDR1
M_CLK_DDR#1
DDR_A_BS1
DDR_A_RAS#
OSCAN (220uF_6.3V_4.2L_ESR17m)*1=(SF000002Y00)
M_CLK_DDR1 <7>
M_CLK_DDR#1 <7>
DDR_A_BS1 <7>
DDR_A_RAS# <7>
DDR_CS0_DIMMA#
M_ODT0
M_ODT1
DDR_CS0_DIMMA#
M_ODT0 <7>
<7>
+VREF_CA
1
+
C149
220U_6.3V_M
2
@
DDR_A_DQS#5
DDR_A_DQS5
VDDQ(1.5V) =
DDR_A_D46
DDR_A_D47
3*330uf / 12m ohm (TOTAL FOR 2 SO-DIMMs)
DDR_A_D52
DDR_A_D53
6*0603 10uf (PER CONNECTOR)
DDR_A_DM6
Layout Note:
Place near DIMM
VTT(0.75V) =
DDR_A_D54
DDR_A_D55
3*0805 10uf
4*0402 1uf
7/28 Update connect GND directly
VREF =
DDR_A_D60
DDR_A_D61
1*0402 0.1uf
DDR_A_DQS#7
DDR_A_DQS7
SMB_DATA_S3
SMB_CLK_S3
DDR_A_DM0
DDR_A_DM1
DDR_A_DM2
DDR_A_DM3
DDR_A_DM4
DDR_A_DM5
DDR_A_DM6
DDR_A_DM7
1*0402 2.2uf
VDDSPD (3.3V)=
1*0402 0.1uf
DDR_A_D62
DDR_A_D63
+0.75VS
1*0402 2.2uf
SMB_DATA_S3 <13,15,26>
SMB_CLK_S3 <13,15,26>
+0.75VS
Layout Note:
Place near DIMM
0.65A@0.75V
FOX_AS0A626-U4SN-7F
ME@
Compal Secret Data
Issued Date
2010/07/12
Deciphered Date
2012/07/11
5
C148
0.1U_0402_10V6K
DDR_A_D44
DDR_A_D45
C147
0.1U_0402_10V6K
C146
0.1U_0402_10V6K
C145
0.1U_0402_10V6K
R73
1K_0402_1%
C144
C143
DDR_A_D38
DDR_A_D39
+1.5V
10U_0603_6.3V6M
DDR_A_DM4
(0.1uF_402_10V)*4
R72
1K_0402_1%
M_ODT1 <7>
DDR_A_D36
DDR_A_D37
(10uF_0603_6.3V)*8
Layout Note:
Place near DIMM
+1.5V
10U_0603_6.3V6M
<7>
C142
DDR_CKE1_DIMMA
DDR_A_MA15
DDR_A_MA14
10U_0603_6.3V6M
206
DDR_CKE1_DIMMA
1U_0402_6.3V6K
G2
DDR_A_D30
DDR_A_D31
C153
1U_0402_6.3V6K
G1
DDR_A_DQS#3
DDR_A_DQS3
C152
1U_0402_6.3V6K
205
DDR_A_D28
DDR_A_D29
C151
1U_0402_6.3V6K
R83
10K_0402_5%
C156
0.1U_0402_10V6K
C155
2.2U_0603_6.3V4Z
+3VS
A
DDR_A_D22
DDR_A_D23
C150
DDR_A_D58
DDR_A_D59
1 R81
2
10K_0402_5%
DDR_A_DM2
C141
DDR_A_DM7
DDR_A_D20
DDR_A_D21
10U_0603_6.3V6M
DDR_A_D56
DDR_A_D57
<7,13>
C140
DDR_A_D50
DDR_A_D51
DDR3_DRAMRST#
DDR_A_D14
DDR_A_D15
10U_0603_6.3V6M
DDR_A_DQS#6
DDR_A_DQS6
DDR_A_DM1
DDR3_DRAMRST#
10U_0603_6.3V6M
DDR_A_D48
DDR_A_D49
C139
DDR_A_D42
DDR_A_D43
R71
1K_0402_1%
DDR_A_D12
DDR_A_D13
10U_0603_6.3V6M
DDR_A_DM5
DDR_A_D6
DDR_A_D7
C138
DDR_A_D40
DDR_A_D41
DDR_A_DQS#0
DDR_A_DQS0
C137
DDR_A_D34
DDR_A_D35
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
+VREF_DQ_DIMMA
10U_0603_6.3V6M
CKE1
VDD2
A15
A14
VDD4
A11
A7
VDD6
A6
A4
VDD8
A2
A0
VDD10
CK1
CK1#
VDD12
BA1
RAS#
VDD14
S0#
ODT0
VDD16
ODT1
NC2
VDD18
VREF_CA
VSS28
DQ36
DQ37
VSS30
DM4
VSS31
DQ38
DQ39
VSS33
DQ44
DQ45
VSS35
DQS#5
DQS5
VSS38
DQ46
DQ47
VSS40
DQ52
DQ53
VSS42
DM6
VSS43
DQ54
DQ55
VSS45
DQ60
DQ61
VSS47
DQS#7
DQS7
VSS50
DQ62
DQ63
VSS52
EVENT#
SDA
SCL
VTT2
<7> DDR_A_MA[0..15]
C136
2.2U_0603_6.3V4Z
DDR_A_DQS#4
DDR_A_DQS4
CKE0
VDD1
NC1
BA2
VDD3
A12/BC#
A9
VDD5
A8
A5
VDD7
A3
A1
VDD9
CK0
CK0#
VDD11
A10/AP
BA0
VDD13
WE#
CAS#
VDD15
A13
S1#
VDD17
NCTEST
VSS27
DQ32
DQ33
VSS29
DQS#4
DQS4
VSS32
DQ34
DQ35
VSS34
DQ40
DQ41
VSS36
DM5
VSS37
DQ42
DQ43
VSS39
DQ48
DQ49
VSS41
DQS#6
DQS6
VSS44
DQ50
DQ51
VSS46
DQ56
DQ57
VSS48
DM7
VSS49
DQ58
DQ59
VSS51
SA0
VDDSPD
SA1
VTT1
R70
1K_0402_1%
<7> DDR_A_DQS#[0..7]
DDR_A_D4
DDR_A_D5
C135
0.1U_0402_10V6K
DDR_A_D32
DDR_A_D33
73
75
77
79
81
83
85
87
89
91
93
95
97
99
101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
139
141
143
145
147
149
151
153
155
157
159
161
163
165
167
169
171
173
175
177
179
181
183
185
187
189
191
193
195
197
199
201
203
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
DDR_A_DM0
VSS1
DQ4
DQ5
VSS3
DQS#0
DQS0
VSS6
DQ6
DQ7
VSS8
DQ12
DQ13
VSS10
DM1
RESET#
VSS12
DQ14
DQ15
VSS14
DQ20
DQ21
VSS16
DM2
VSS17
DQ22
DQ23
VSS19
DQ28
DQ29
VSS21
DQS#3
DQS3
VSS24
DQ30
DQ31
VSS26
VREF_DQ
VSS2
DQ0
DQ1
VSS4
DM0
VSS5
DQ2
DQ3
VSS7
DQ8
DQ9
VSS9
DQS#1
DQS1
VSS11
DQ10
DQ11
VSS13
DQ16
DQ17
VSS15
DQS#2
DQS2
VSS18
DQ18
DQ19
VSS20
DQ24
DQ25
VSS22
DM3
VSS23
DQ26
DQ27
VSS25
C134
2.2U_0603_6.3V4Z
C133
0.1U_0402_10V6K
DDR_A_D0
DDR_A_D1
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
<7> DDR_A_D[0..63]
3A@1.5V
DDR3 SO-DIMM A
+VREF_DQ_DIMMA
+1.5V
+1.5V
+1.5V
+VREF_DQ_DIMMA
Title

DDRIII-SODIMM SLOT1

Custom
Date:
Rev
0.2
LA-6752P
Sheet
1
12
of
50
3A@1.5V
+1.5V
DDR_B_DQS#1
DDR_B_DQS1
DDR_B_D10
DDR_B_D11
DDR_B_D16
DDR_B_D17
DDR_B_DQS#2
DDR_B_DQS2
DDR_B_D18
DDR_B_D19
DDR_B_D24
DDR_B_D25
DDR_B_DM3
DDR_B_D26
DDR_B_D27
<7> DDR_CKE2_DIMMB
DDR_CKE2_DIMMB
<7> DDR_B_BS2
DDR_B_BS2
DDR_B_MA12
DDR_B_MA9
DDR_B_MA8
DDR_B_MA5
DDR_B_MA3
DDR_B_MA1
<7> M_CLK_DDR2
<7> M_CLK_DDR#2
M_CLK_DDR2
M_CLK_DDR#2
<7> DDR_B_BS0
DDR_B_MA10
DDR_B_BS0
<7> DDR_B_WE#
<7> DDR_B_CAS#
DDR_B_WE#
DDR_B_CAS#
<7> DDR_CS3_DIMMB#
DDR_B_MA13
DDR_CS3_DIMMB#
1
2
DDR_CKE3_DIMMB
<7>
C
DDR_B_MA15
DDR_B_MA14
DDR_B_MA11
DDR_B_MA7
DDR_B_MA6
DDR_B_MA4
DDR_B_MA2
DDR_B_MA0
M_CLK_DDR3
M_CLK_DDR#3
DDR_B_BS1
DDR_B_RAS#
DDR_CS2_DIMMB#
M_ODT2
M_ODT3
M_CLK_DDR3 <7>
M_CLK_DDR#3 <7>
DDR_B_BS1 <7>
DDR_B_RAS# <7>
DDR_CS2_DIMMB#
M_ODT2 <7>
+1.5V
<7>
M_ODT3 <7>
+VREF_CB
DDR_B_D36
DDR_B_D37
VDDQ(1.5V) =
3*330uf / 12m ohm (TOTAL FOR 2 SO-DIMMs)
6*0603 10uf (PER CONNECTOR)
DDR_B_D52
DDR_B_D53
Layout Note:
Place near DIMM
VTT(0.75V) =
DDR_B_DM6
3*0805 10uf
DDR_B_D54
DDR_B_D55
DDR_B_D60
DDR_B_D61
1*0402 0.1uf
DDR_B_DQS#7
DDR_B_DQS7
4*0402 1uf
7/28 Update connect GND directly

+0.75VS
1*0402 2.2uf
VDDSPD (3.3V)=
1*0402 0.1uf
1*0402 2.2uf
DDR_B_D62
DDR_B_D63
SMB_DATA_S3
SMB_CLK_S3
0.65A@0.75V
SMB_DATA_S3 <12,15,26>
SMB_CLK_S3 <12,15,26>
+0.75VS
DDR_B_DM0
DDR_B_DM1
DDR_B_DM2
DDR_B_DM3
DDR_B_DM4
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7
@
A
Layout Note:
Place near DIMM
FOX_AS0A626-U8SN-7F
ME@
Compal Secret Data
Issued Date
2010/07/12
Deciphered Date
2012/07/11
5
C172
0.1U_0402_10V6K
C171
0.1U_0402_10V6K
DDR_B_D46
DDR_B_D47
C170
0.1U_0402_10V6K
DDR_B_DQS#5
DDR_B_DQS5
C169
0.1U_0402_10V6K
DDR_B_D44
DDR_B_D45
C168
10U_0603_6.3V6M
R87
1K_0402_1%
C167
+1.5V
C166
DDR_B_D38
DDR_B_D39
10U_0603_6.3V6M
DDR_B_DM4
(0.1uF_402_10V)*4
10U_0603_6.3V6M
(10uF_0603_6.3V)*8
Layout Note:
Place near DIMM
R86
1K_0402_1%
C165
206
DDR_CKE3_DIMMB
1U_0402_6.3V6K
G2
DDR_B_D30
DDR_B_D31
C176
1U_0402_6.3V6K
G1
DDR_B_DQS#3
DDR_B_DQS3
C175
1U_0402_6.3V6K
205
DDR_B_D28
DDR_B_D29
C174
1U_0402_6.3V6K
C178
0.1U_0402_10V6K
C177
2.2U_0603_6.3V4Z
+3VS
A
DDR_B_D22
DDR_B_D23
C173
DDR_B_D58
DDR_B_D59
1 R95
2
10K_0402_5%
1
2
R97
10K_0402_5%
For Arranale only +VREF_DQ_DIMMB

supply from a external 1.5V voltage divide
circuit.
07/17/2009
DDR_B_DM2
10U_0603_6.3V6M
DDR_B_DM7
DDR_B_D20
DDR_B_D21
C164
DDR_B_D56
DDR_B_D57
<7,12>
10U_0603_6.3V6M
DDR_B_D50
DDR_B_D51
DDR3_DRAMRST#
10U_0603_6.3V6M
DDR_B_DQS#6
DDR_B_DQS6
DDR_B_D14
DDR_B_D15
C163
DDR_B_D48
DDR_B_D49
DDR_B_DM1
DDR3_DRAMRST#
10U_0603_6.3V6M
DDR_B_D42
DDR_B_D43
+VREF_DQ_DIMMB
R85
1K_0402_1%
C162
DDR_B_DM5
DDR_B_D12
DDR_B_D13
C161
DDR_B_D40
DDR_B_D41
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
DDR_B_D6
DDR_B_D7
10U_0603_6.3V6M
DDR_B_D34
DDR_B_D35
CKE1
VDD2
A15
A14
VDD4
A11
A7
VDD6
A6
A4
VDD8
A2
A0
VDD10
CK1
CK1#
VDD12
BA1
RAS#
VDD14
S0#
ODT0
VDD16
ODT1
NC2
VDD18
VREF_CA
VSS28
DQ36
DQ37
VSS30
DM4
VSS31
DQ38
DQ39
VSS33
DQ44
DQ45
VSS35
DQS#5
DQS5
VSS38
DQ46
DQ47
VSS40
DQ52
DQ53
VSS42
DM6
VSS43
DQ54
DQ55
VSS45
DQ60
DQ61
VSS47
DQS#7
DQS7
VSS50
DQ62
DQ63
VSS52
EVENT#
SDA
SCL
VTT2
R84
1K_0402_1%
DDR_B_DQS#0
DDR_B_DQS0
C160
2.2U_0603_6.3V4Z
DDR_B_DQS#4
DDR_B_DQS4
B
CKE0
VDD1
NC1
BA2
VDD3
A12/BC#
A9
VDD5
A8
A5
VDD7
A3
A1
VDD9
CK0
CK0#
VDD11
A10/AP
BA0
VDD13
WE#
CAS#
VDD15
A13
S1#
VDD17
NCTEST
VSS27
DQ32
DQ33
VSS29
DQS#4
DQS4
VSS32
DQ34
DQ35
VSS34
DQ40
DQ41
VSS36
DM5
VSS37
DQ42
DQ43
VSS39
DQ48
DQ49
VSS41
DQS#6
DQS6
VSS44
DQ50
DQ51
VSS46
DQ56
DQ57
VSS48
DM7
VSS49
DQ58
DQ59
VSS51
SA0
VDDSPD
SA1
VTT1
<7> DDR_B_MA[0..15]
C159
0.1U_0402_10V6K
DDR_B_D32
DDR_B_D33
73
75
77
79
81
83
85
87
89
91
93
95
97
99
101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
139
141
143
145
147
149
151
153
155
157
159
161
163
165
167
169
171
173
175
177
179
181
183
185
187
189
191
193
195
197
199
201
203
+1.5V
<7> DDR_B_DQS#[0..7]
DDR_B_D4
DDR_B_D5
DDR_B_D8
DDR_B_D9
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
DDR_B_D2
DDR_B_D3
VSS1
DQ4
DQ5
VSS3
DQS#0
DQS0
VSS6
DQ6
DQ7
VSS8
DQ12
DQ13
VSS10
DM1
RESET#
VSS12
DQ14
DQ15
VSS14
DQ20
DQ21
VSS16
DM2
VSS17
DQ22
DQ23
VSS19
DQ28
DQ29
VSS21
DQS#3
DQS3
VSS24
DQ30
DQ31
VSS26
DDR_B_DM0
VREF_DQ
VSS2
DQ0
DQ1
VSS4
DM0
VSS5
DQ2
DQ3
VSS7
DQ8
DQ9
VSS9
DQS#1
DQS1
VSS11
DQ10
DQ11
VSS13
DQ16
DQ17
VSS15
DQS#2
DQS2
VSS18
DQ18
DQ19
VSS20
DQ24
DQ25
VSS22
DM3
VSS23
DQ26
DQ27
VSS25
C157
C158
DDR_B_D0
DDR_B_D1
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
0.1U_0402_10V6K
2.2U_0603_6.3V4Z
<7> DDR_B_DQS[0..7]
JDIMM2
+VREF_DQ_DIMMB
<7> DDR_B_D[0..63]
+1.5V
+VREF_DQ_DIMMB
Title

DDRIII-SODIMM SLOT2
Size
Document Number
Rev
0.2
LA-6752P
Date:
Sheet

1
13
of
50
W=20mils
W=20mils
+RTCVCC
+RTCBATT
2
10M_0402_5%
R98
CMOS
PCH_RTCX2_OUT <32>
<31> HDA_SPKR
+3VALW
C181
2
U4A
A20
PCH_RTCX2
C20
PCH_RTCRST#
D20
PCH_SRTCRST#
G22
SM_INTRUDER#
K22
PCH_INTVRMEN
C17
RTCX2
FWH4 / LFRAME#
SRTCRST#
INTRUDER#
N34
L34
HDA_SPKR
T10
HDA_RST#
K34
HDA_RST#
E34
HDA_SDIN0
Low = Disabled (Default)

High = Enabled [Flash Descriptor Security Overide]
HDA_SYNC
1 1K_0402_5%
HDA_SYNC
SPKR
HDA_SDIN1
C34
HDA_SDIN2
A34
HDA_SDIN3
R107 1
R110
51_0402_5%
2
1
3
2
HDA_RST#
R878
1M_0402_5%
HDA_SDOUT
1
<31> HDA_SDOUT_AUDIO
R125
100_0402_1%
N32
PCH_JTAG_TCK
J3
PCH_JTAG_TMS
H7
PCH_JTAG_TDI
K5
PCH_JTAG_TDO
H1
HDA_SDO
HDA_DOCK_EN# / GPIO33
JTAG_TMS
JTAG_TDI
T3
Y14
SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP
SATAICOMPO
SATAICOMPI
JTAG_TDO
2
T1
@ R325
0_0402_5%
9/27 reserve R878 for DG1.5
SPI_SI
V4
SPI_SO_R
U3
SATA3RBIAS
EC and Mini card debug port
LPC_FRAME# <26,32>
+3VS
R104
1 10K_0402_5%
SERIRQ
AM3
AM1
AP7
AP5
SATA_ITX_C_DRX_N0 0.01U_0402_16V7K 2
SATA_ITX_C_DRX_P0 0.01U_0402_16V7K 2
1 C184
1 C185
1 C186
1 C187
SERIRQ
<32>
SATA_DTX_C_IRX_N0
SATA_DTX_C_IRX_P0
SATA_ITX_DRX_N0
SATA_ITX_DRX_P0
SATA_DTX_C_IRX_N0 <30>
SATA_DTX_C_IRX_P0 <30>
SATA_ITX_DRX_N0 <30>
SATA_ITX_DRX_P0 <30>
HDD
AM10
AM8
AP11
AP10
Y7
Y5
AD3
AD1
ESATA@
1 C188
1 C189
ESATA@
SATA_DTX_C_IRX_N2
SATA_DTX_C_IRX_P2
SATA_ITX_DRX_N2_CONN
SATA_ITX_DRX_P2_CONN
SATA_DTX_C_IRX_N4
SATA_DTX_C_IRX_P4
SATA_ITX_DRX_N4
SATA_ITX_DRX_P4
Y3
Y1
AB3
AB1
Y10
SATA_COMP
SATA3_COMP
R113
49.9_0402_1%
1
2
AB12
AB13
AH1
SATA_DTX_C_IRX_N2 <56,57>
SATA_DTX_C_IRX_P2 <56,57>
SATA_ITX_DRX_N2_CONN <56,57>
SATA_ITX_DRX_P2_CONN <56,57>
SATA_DTX_C_IRX_N4 <35>
SATA_DTX_C_IRX_P4 <35>
SATA_ITX_DRX_N4 <35>
SATA_ITX_DRX_P4 <35>
ODD
ESATA
7/28 change from port 5 to port 4

R111
37.4_0402_1% +1.05VS_VCC_SATA
1
2
Y11
RBIAS_SATA3 R115 1
+1.05VS_SATA3
2 750_0402_1%
B
SPI_CS0#
SPI_CS1#
R117
SATALED#
SPI_MOSI
SATA0GP / GPIO21
SPI_MISO
SATA1GP / GPIO19
P3
HDD_LED#
V14
PCH_GPIO21
P1
PCH_GPIO19
1 10K_0402_5%
+3VS
HDD_LED# <56,57>
R119 1
2
10K_0402_5%
R187 1 10K_0402_5%
2
+3VS
+3VS
COUGARPOINT_FCBGA989
4MB SPI ROM FOR ME

& Non-share ROM.
SPI_CLK_PCH
8/16 reserved for MOW
R124
33_0402_5%
@
+3VS
PCH_JTAG_TDI
<26,32>
<26,32>
<26,32>
<26,32>
V5
AB8
AB10
AF3
AF1
SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP
SPI_CLK
LPC_FRAME#
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
E36
K36
SATA3RXN
SATA3RXP
SATA3TXN
SATA3TXP
SATA3COMPI
SPI_CLK_PCH_R
D36
AD7
AD5
AH5
AH4
HDA_DOCK_RST# / GPIO13
JTAG_TCK
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
SATA2RXN
SATA2RXP
SATA2TXN
SATA2TXP
R123
200_0402_5%
R127 1
2 SPI_WP#
3.3K_0402_5%
R129 1
2 SPI_HOLD#
3.3K_0402_5%
R128
100_0402_1%
2
R126
100_0402_1%
2
PCH_JTAG_TMS
2
1
PCH_JTAG_TDO
R122
200_0402_5%
2
R121
200_0402_5%
Kill_SW#
SPI_SB_CS0#
+3VALW
1
+3VALW
1
+3VALW
C36
SATA1RXN
SATA1RXP
SATA1TXN
SATA1TXP
SATA3RCOMPO
Q10
BSS138_NL_SOT23-3
HDA_SYNC
1
D
<31> HDA_RST_AUDIO#
HDA_SYNC_R
<31> HDA_SYNC_AUDIO
HDA_BIT_CLK
A36
PCH_GPIO33
+3VS
G
R112
33_0402_5%
1
2
R114
33_0402_5%
1
2
R116
33_0402_5%
1
2
R118
33_0402_5%
1
2
2 1K_0402_1%
<56,57> Kill_SW#
On Die PLL VR Select is supplied by

1.5V when smapled high
1.8V when sampled low
Needs to be pulled High for Huron River platfrom
<31> HDA_BITCLK_AUDIO
HDA_SDOUT
1
2
0_0402_5%
SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP
C38
A38
B37
C37
This signal has a weak internal pull-down
ME_FLASH
<32> ME_FLASH
SERIRQ
HDA_BCLK
R109
+3VALW
LDRQ0#
LDRQ1# / GPIO23
INTVRMEN
HDA_SYNC
G34
FWH0 / LAD0
FWH1 / LAD1
FWH2 / LAD2
FWH3 / LAD3
RTCRST#
HDA_BIT_CLK
HDA_SDIN0
<31> HDA_SDIN0
RTCX1
LPC
PCH_RTCX1
HDA_SDOUT
@ 1 1K_0402_5%
15P_0402_50V8J
HDA_SPKR
2 1K_0402_5%
HIGH= Enable ( No Reboot )

LOW= Disable (Default)
R108
SATA 6G
+3VS
2 R670 0_0402_5%
SATA
C182
1U_0603_10V4Z
(INTVRMEN should always be pull high.)
R106 2
RTC
INTVRMEN
CLRP3
SHORT PADS
C183
1U_0603_10V4Z
1
2
R103 20K_0402_5%
1
2
R100 20K_0402_5%
Integrated VRM enable

Integrated
* LH
VRM disable
PCH_RTCX2 1
SPI
PCH_INTVRMEN
2 330K_0402_5%
R102 1
SM_INTRUDER#
2 1M_0402_5%
PCH_RTCX1_OUT <32>
IHDA
+RTCVCC
R101 1
CLRP2
SHORT PADS
+RTCVCC
2 R663 0_0402_5%
JTAG
OSC
Y1
32.768KHZ_12.5PF_9H03200413
1
OSC
2
NC
2
D
C180
15P_0402_50V8J
NC
1
CLRP1
SHORT PADS
C179
1U_0603_10V4Z
R105 1
6/24 Update R663,R670 must be close Y1
R99
1K_0402_5%
1
2
1
PCH_RTCX1 1
C190
22P_0402_50V8J
@
+3VS
C191
1
2
DPDG1.1
6/30 update R121, R122, R123
SPI_SB_CS0#
SPI_SO_R
R130
0_0402_5%
1
2
1
2
33_0402_5%
R131
U5
SPI_SO_L
SPI_WP#
1
2
3
4
0.1U_0402_16V4Z
CS#
SO
WP#
GND
VCC
HOLD#
SCLK
SI
8
7
6
5
SPI_HOLD#
0_0402_5% R132
SPI_CLK_PCH 1
2 SPI_CLK_PCH_R
SPI_SI_R
1
2 SPI_SI
33_0402_5%
R133
S IC FL 32M W25Q32BVSSIG SOIC 8P
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PCH (1/8) SATA,HDA,SPI, LPC, XDP

Custom
Rev
0.2
LA-6751P
Date:
Sheet
1
14
of
50
U4B
BF36
BE36
AY34
BB34
BG37
BH37
AY36
BB36
BJ38
BG38
AU36
AV36
Desktop Only
C
+3VALW
WLAN
<26> CLK_PCIE_WLAN1#
<26> CLK_PCIE_WLAN1
<26> WLAN_CLKREQ1#
+3VS
R147
PCH_GPIO73
1 10K_0402_5%
R149
R150
1
1
2 0_0402_5% CLK_PCIE_WLAN1#_R
2 0_0402_5% CLK_PCIE_WLAN1_R
R156
R158
1
2
2 0_0402_5%
1 10K_0402_5%
WLAN_CLKREQ1#_R
LAN
<27> CLK_PCIE_LAN#
<27> CLK_PCIE_LAN
<27> CLKREQ_LAN#
+3VALW
R301
1 10K_0402_5%
R153
R154
1
1
2 0_0402_5%
2 0_0402_5%
1
2
2 0_0402_5%
1 10K_0402_5%
R151
R152
BE38
BC38
AW38
AY38
PERN8
PERP8
PETN8
PETP8
Y40
Y39
J2
AB49
AB47
M1
PCH_GPIO25
Y37
Y36
A8
Y43
Y45
+3VALW
R165
1 10K_0402_5%
PCH_GPIO26
+3VALW
R168
1 10K_0402_5%
PCH_GPIO44
L12
V45
V46
L14
+3VALW
PCH_SML0CLK
SML0DATA
G12
PCH_SML0DATA
SML1ALERT# / PCHHOT# / GPIO74
C13
PCH_GPIO74
SML1CLK / GPIO58
E14
PCH_SML1CLK
M16
PCH_SML1DATA
CL_CLK1
2 R139
1
1K_0402_5%
10K_0402_5%
2
1
M7
SMB_CLK_S3 <12,13,26>
2.2K_0402_5%
1
2 R137
+3VS
1
2
R138
2.2K_0402_5%
4 SMB_DATA_S3
2N7002DW-T/R7_SOT363-6
Q60B
+3VALW
Q61A
2N7002DW-T/R7_SOT363-6
EC_SMB_CK2
6
1
7/5 change to 1K
+3VALW
2.2K_0402_5%
R141 2
1
R140
+3VALW
DIMM1
DIMM2
MINI CARD
SMB_DATA_S3 <12,13,26>
8/14 change P/N to

DMN66D0LDW-7_SOT363-6
(SB00000DH00)
EC_SMB_CK2 <29,32>
VGA
EC
thermal sensor
+3VS
2
R142
2.2K_0402_5%
EC_SMB_DA2
CL_RST1#
EC_SMB_DA2 <29,32>
2N7002DW-T/R7_SOT363-6
Q61B
+3VALW
T11
R143
10K_0402_5%
P10
R544
2.2K_0402_5%
PCH_SML0CLK
CLKOUT_PEG_A_N
CLKOUT_PEG_A_P
7/28 reserved
AB37
AB38
CLK_CPU_DMI#
CLK_CPU_DMI
CLKOUT_DP_N / CLKOUT_BCLK1_N
CLKOUT_DP_P / CLKOUT_BCLK1_P
AM12
AM13
CLKIN_DMI_N
CLKIN_DMI_P
BF18
BE18
CLK_BUF_CPU_DMI#
CLK_BUF_CPU_DMI
R155 1
R157 1
2
2
10K_0402_5%
10K_0402_5%
BJ30
BG30
CLKIN_DMI2#
CLKIN_DMI2
R159 1
R160 1
2
2
10K_0402_5%
10K_0402_5%
G24
E24
CLK_BUF_DREF_96M#
CLK_BUF_DREF_96M
R162 1
R163 1
2
2
10K_0402_5%
10K_0402_5%
AK7
AK5
CLK_BUF_PCIE_SATA# R164 1
CLK_BUF_PCIE_SATA R166 1
2
2
10K_0402_5%
10K_0402_5%
K45
CLK_BUF_ICH_14M
10K_0402_5%
H45
CLK_PCI_LPBACK
V47
V49
XTAL25_IN
XTAL25_OUT
Y47
XCLK_RCOMP
PCIECLKRQ2# / GPIO20
CLKIN_DMI2_N
CLKIN_DMI2_P
CLKIN_DOT_96N
CLKIN_DOT_96P
CLKOUT_PCIE4N
CLKOUT_PCIE4P
CLKIN_SATA_N / CKSSCD_N
CLKIN_SATA_P / CKSSCD_P
CLKOUT_PCIE5N
CLKOUT_PCIE5P
REFCLK14IN
CLKIN_PCILOOPBACK
R545
2.2K_0402_5%
PCH_SML0DATA
AV22
AU22
CLKOUT_PCIE2N
CLKOUT_PCIE2P
M10 PEG_CLKREQ#_R
CLKOUT_DMI_N
CLKOUT_DMI_P
CLKOUT_PCIE3N
CLKOUT_PCIE3P
+3VALW
CL_DATA1
CLKOUT_PCIE0N
CLKOUT_PCIE0P
CLKOUT_PCIE1N
CLKOUT_PCIE1P
DRAMRST_CNTRL_PCH <7>
PEG_A_CLKRQ# / GPIO47
1
2
R135
2.2K_0402_5%
3
DRAMRST_CNTRL_PCH
A12
C8
SML0CLK
SML1DATA / GPIO75
PERN6
PERP6
PETN6
PETP6
PERN7
PERP7
PETN7
PETP7
V10
CLK_PCIE_LAN#_R
CLK_PCIE_LAN_R
PERN5
PERP5
PETN5
PETP5
SML0ALERT# / GPIO60
PCH_SMBDATA
7/28 reserved
PERN4
PERP4
PETN4
PETP4
BG40
BJ40
AY40
BB40
AA48
AA47
+3VS
PERN3
PERP3
PETN3
PETP3
C9
2.2K_0402_5%
R136 2
1
BG36
BJ36
AV34
AU34
SMBDATA
EC_LID_OUT# <32>
PERN2
PERP2
PETN2
PETP2
PCH_SMBCLK
BE34
BF34
BB32
AY32
H14
PCIE_PRX_DTX_N2
PCIE_PRX_DTX_P2
PCIE_PTX_DRX_N2
PCIE_PTX_DRX_P2
EC_LID_OUT#
2 0.1U_0402_10V7K
2 0.1U_0402_10V7K
SMBCLK
E12
1
1
SMBALERT# / GPIO11
SMBUS
C194
C195
+3VALW
R134
Link
2 0.1U_0402_10V7K
2 0.1U_0402_10V7K
PERN1
PERP1
PETN1
PETP1
Controller
<26> PCIE_PRX_DTX_N2
<26> PCIE_PRX_DTX_P2
<26> PCIE_PTX_C_DRX_N2
<26> PCIE_PTX_C_DRX_P2
1
1
BG34
BJ34
AV32
AU32
CLOCKS
WLAN
C192
C193
PCIE_PRX_DTX_N1
PCIE_PRX_DTX_P1
PCIE_PTX_DRX_N1
PCIE_PTX_DRX_P1
PCI-E*
LAN
Q60A
2N7002DW-T/R7_SOT363-6
6
1 SMB_CLK_S3
10K_0402_5%
2
1
CLK_CPU_DMI# <6>
CLK_CPU_DMI <6>
@
CLK_CPU_DMI#
CLK_CPU_DMI
R349 1
R347 1
2
2
10K_0402_5%
10K_0402_5%
R167 1
6/30 Update to @
CLK_PCI_LPBACK <18>
XTAL25_IN
+3VALW
R170
1 10K_0402_5%
PCH_GPIO56
E6
V40
V42
R172
+3VALW
1 10K_0402_5% PCH_GPIO45
T13
V38
V37
+3VALW
R174
1 10K_0402_5% PCH_GPIO46
PCIE_CLK_8N
PCIE_CLK_8P
K12
AK14
AK13
CLKOUT_PEG_B_N
CLKOUT_PEG_B_P
XTAL25_IN
XTAL25_OUT
PEG_B_CLKRQ# / GPIO56
XCLK_RCOMP
XTAL25_OUT
R171
90.9_0402_1%
1
2
Y2
CLKOUT_BCLK0_N / CLKOUT_PCIE8N
CLKOUT_BCLK0_P / CLKOUT_PCIE8P
CLKOUTFLEX0 / GPIO64
F47
CLK_PCI_DB_R
R173
1
@
2 22_0402_5%
25MHZ_20PF_7A25000012
C196
27P_0402_50V8J
2
K43
2
1M_0402_5%
2
1
CLKOUT_PCIE7N
CLKOUT_PCIE7P
1
R169
+1.05VS_VCCDIFFCLKN
CLKOUT_PCIE6N
CLKOUT_PCIE6P
FLEX CLOCKS
AB42
AB40
C197
27P_0402_50V8J
CLK_PCI_DB <26>
H47
K49
CLK_BUF_ICH_14M
@ R175
33_0402_5%
2
1
@ C198
22P_0402_50V8J
1
2
Reserve for EMI please close to PCH
CLK_PCI_LPBACK
A
@ R176
33_0402_5%
2
1
@ C199
22P_0402_50V8J
1
2
Reserve for EMI please close to PCH
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PCH (2/8) PCIE, SMBUS, CLK

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
15
of
50
U4C
100K_0402_1% SYS_PWROK
R743
1
2 @
0_0402_5%
PCH_POK_R
<5>
<5>
<5>
<5>
DMI_CRX_PTX_N0
DMI_CRX_PTX_N1
DMI_CRX_PTX_N2
DMI_CRX_PTX_N3
<5>
<5>
<5>
<5>
DMI_CRX_PTX_P0
DMI_CRX_PTX_P1
DMI_CRX_PTX_P2
DMI_CRX_PTX_P3
BE24
BC20
BJ18
BJ20
DMI_CRX_PTX_N0
DMI_CRX_PTX_N1
DMI_CRX_PTX_N2
DMI_CRX_PTX_N3
AW24
AW20
BB18
AV18
DMI_CRX_PTX_P0
DMI_CRX_PTX_P1
DMI_CRX_PTX_P2
DMI_CRX_PTX_P3
AY24
AY20
AY18
AU18
+1.05VS_PCH
SYS_PWROK
BJ24
DMI_IRCOMP
2
49.9_0402_1%
RBIAS_CPY
2
750_0402_1%
1
R177
1
R178
R742
1
2 @
0_0402_5%
<32> SYS_PWROK_EC
DMI_CTX_PRX_P0
DMI_CTX_PRX_P1
DMI_CTX_PRX_P2
DMI_CTX_PRX_P3
BG25
BH21
DMI0RXP
DMI1RXP
DMI2RXP
DMI3RXP
DMI0TXN
DMI1TXN
DMI2TXN
DMI3TXN
DMI0TXP
DMI1TXP
DMI2TXP
DMI3TXP
APWROK
0_0402_5%
R188 1
<6,32> PCH_POK
R190 1
2 0_0402_5%
R302 1
2 0_0402_5%
<32> PCH_APWROK
7/22 modify
1 200_0402_5%
R194
1 10K_0402_5%
P12
PCH_POK_R
L22
APWROK
L10
PCH_RSMRST#_R
0_0402_5%
C21
SUSWARN#_R
0_0402_5%
K16
R193
<32> SUSWARN#
@
R192
SYS_PWROK
PM_DRAM_PWRGD B13
<32> EC_RSMRST#
K3
2 0_0402_5%
<6> PM_DRAM_PWRGD
+3VALW
R196
AW16
FDI_INT
AV12
FDI_FSYNC0
BC10
FDI_FSYNC1
AV14
FDI_LSYNC0
BB10
FDI_LSYNC1
DMI_IRCOMP
FDI_FSYNC1
DMI2RBIAS
FDI_LSYNC0
System Power Management
R191
PCH_POK_R
FDI_INT
FDI_LSYNC1
C12
1 SYS_RST#
10K_0402_5%
R184
VGATE
<53>
AEPWROK can be connect to

PWROK if iAMT disable
FDI_CTX_PRX_P0
FDI_CTX_PRX_P1
FDI_CTX_PRX_P2
FDI_CTX_PRX_P3
FDI_CTX_PRX_P4
FDI_CTX_PRX_P5
FDI_CTX_PRX_P6
FDI_CTX_PRX_P7
DSWVRMEN
SUSACK#
PAD
+3VS
BG14
BB14
BF14
BG13
BE12
BG12
BJ10
BH9
FDI_FSYNC0
SUSACK# is only used on platform

that support the Deep Sx state.
T72
FDI_RXP0
FDI_RXP1
FDI_RXP2
FDI_RXP3
FDI_RXP4
FDI_RXP5
FDI_RXP6
FDI_RXP7
DMI_ZCOMP
4mil width and place

within 500mil of the PCH
7/22 modify
FDI_CTX_PRX_N0
FDI_CTX_PRX_N1
FDI_CTX_PRX_N2
FDI_CTX_PRX_N3
FDI_CTX_PRX_N4
FDI_CTX_PRX_N5
FDI_CTX_PRX_N6
FDI_CTX_PRX_N7
SUSACK#
SYS_RESET#
SYS_PWROK
PWROK
APWROK
DRAMPWROK
RSMRST#
DPWROK
WAKE#
CLKRUN# / GPIO32
SUS_STAT# / GPIO61
SUSCLK / GPIO62
SLP_S5# / GPIO63
SLP_S4#
SUSWARN# / SUS_PWR_DN_ACK / GPIO30 SLP_S3#
FDI_CTX_PRX_N0
FDI_CTX_PRX_N1
FDI_CTX_PRX_N2
FDI_CTX_PRX_N3
FDI_CTX_PRX_N4
FDI_CTX_PRX_N5
FDI_CTX_PRX_N6
FDI_CTX_PRX_N7
<5>
<5>
<5>
<5>
<5>
<5>
<5>
<5>
FDI_CTX_PRX_P0
FDI_CTX_PRX_P1
FDI_CTX_PRX_P2
FDI_CTX_PRX_P3
FDI_CTX_PRX_P4
FDI_CTX_PRX_P5
FDI_CTX_PRX_P6
FDI_CTX_PRX_P7
<5>
<5>
<5>
<5>
<5>
<5>
<5>
<5>
FDI_INT <5>
FDI_FSYNC0
+RTCVCC
<5>
1
+3VS
R180 2
DMI_CTX_PRX_P0
DMI_CTX_PRX_P1
DMI_CTX_PRX_P2
DMI_CTX_PRX_P3
BJ14
AY14
BE14
BH13
BC12
BJ12
BG10
BG9
FDI_RXN0
FDI_RXN1
FDI_RXN2
FDI_RXN3
FDI_RXN4
FDI_RXN5
FDI_RXN6
FDI_RXN7
FDI_FSYNC1
<5>
FDI_LSYNC0
<5>
FDI_LSYNC1
<5>
R179
330K_0402_5%
A18
DSWODVREN
0_0402_5%
1 R181
2 @
E22
PCH_DPWROK_R
0_0402_5%
R185
0_0402_5%
WAKE#
1
2
1
2 10K_0402_5%
R186
PM_CLKRUN#
R189 2
1
8.2K_0402_5%
SUS_STAT#
1 R182
B9
N3
G8
N14
SUSCLK
D10
SLP_S5#
H4
SLP_S4#
F4
SLP_S3#
<32> PBTN_OUT#
SUSWARN#
PBTN_OUT#_R
2
0_0402_5%
E20
PWRBTN#
ACIN_R
2
1
200K_0402_1%
1 10K_0402_5%
PCH_RSMRST#_R
<32,47>
ACIN
1
R199
+3VALW
ACIN_R
2 D29
CH751H-40PT_SOD323-2
2
0_0402_5%
R200 2 PCH_GPIO72
1
8.2K_0402_5%
R201
2
1 RI#
10K_0402_5%
H20
ACPRESENT / GPIO31
E10
A10
BATLOW# / GPIO72
PAD
T73
SLP_S4# <32>
SLP_S3# <32>
SLP_SUS#
G16
PM_SLP_SUS#
AP14
H_PM_SYNC
K14
@ T66
DSWODVREN - On Die DSW VR Enable

H Enable
L Disable
SLP_S5# <32>
SLP_A#
SLP_LAN# / GPIO29
+3VS
SUSCLK <32>
G10
PMSYNCH
RI#
R183
330K_0402_5%
@
PCH_DPWROK <32>
7/28 Update
Can be left NC
when IAMT is not
support on the
platfrom
R195
R197
PCH_RSMRST#_R
PCIE_WAKE# <26,27>
+3VALW
PM_DRAM_PWRGD
1
R198
7/28 Defult use AND Gate
<5>
<5>
<5>
<5>
SYS_PWROK <6>
U6
DMI0RXN
DMI1RXN
DMI2RXN
DMI3RXN
SYS_PWROK
Y
B
BC24
BE20
BG18
BG20
DMI_CTX_PRX_N0
DMI_CTX_PRX_N1
DMI_CTX_PRX_N2
DMI_CTX_PRX_N3
FDI
DMI_CTX_PRX_N0
DMI_CTX_PRX_N1
DMI_CTX_PRX_N2
DMI_CTX_PRX_N3
DMI
PCH_POK
VGATE
MC74VHC1G08DFT2G SC70 5P
<5>
<5>
<5>
<5>
PAD
T71
H_PM_SYNC <6>
Can be left NC if no use

integrated LAN.
PAD
7/28 modify
+3VS
R546
1 200_0402_5%
PM_DRAM_PWRGD
7/28 Modify follow CRB & ORB
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PCH (3/8) DMI,FDI,PM,

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
16
of
50
+3VS
R234
2.2K_0402_5%
R523
2.2K_0402_5%
<24> DAC_BLU
<24> DAC_GRN
<24> DAC_RED
+3VS
Pull up R for CONN SIDE
0_0402_5%
2
1
T45
P39
LVDS_IBG
AF37
AF36
LVD_VREF
AE48
AE47
L_DDC_CLK
L_DDC_DATA
LVD_IBG
LVD_VBG
<23> LVDS_A0#
<23> LVDS_A1#
<23> LVDS_A2#
AN48
AM47
AK47
AJ48
<23> LVDS_A0
<23> LVDS_A1
<23> LVDS_A2
AN47
AM49
AK49
AJ47
LVDSA_DATA0
LVDSA_DATA1
LVDSA_DATA2
LVDSA_DATA3
AF40
AF39
LVDSB_CLK#
LVDSB_CLK
AH45
AH47
AF49
AF45
LVDSB_DATA#0
LVDSB_DATA#1
LVDSB_DATA#2
LVDSB_DATA#3
DAC_BLU
1 150_0402_1%
R209 2
DAC_GRN
1 150_0402_1%
R210 2
DAC_RED
1 150_0402_1%
<24> CRT_DDC_CLK
<24> CRT_DDC_DATA
N48
P49
T49
CRT_DDC_CLK
CRT_DDC_DATA
T39
M40
AP39
AP40
LVDSA_CLK#
LVDSA_CLK
LVDSA_DATA#0
LVDSA_DATA#1
LVDSA_DATA#2
LVDSA_DATA#3
LVDSB_DATA0
LVDSB_DATA1
LVDSB_DATA2
LVDSB_DATA3
CRT_BLUE
CRT_GREEN
CRT_RED
CRT_DDC_CLK
CRT_DDC_DATA
DDPB_AUXN
DDPB_AUXP
DDPB_HPD
DDPB_0N
DDPB_0P
DDPB_1N
DDPB_1P
DDPB_2N
DDPB_2P
DDPB_3N
DDPB_3P
DDPC_CTRLCLK
DDPC_CTRLDATA
DDPC_AUXN
DDPC_AUXP
DDPC_HPD
DDPC_0N
DDPC_0P
DDPC_1N
DDPC_1P
DDPC_2N
DDPC_2P
DDPC_3N
DDPC_3P
DDPD_CTRLCLK
DDPD_CTRLDATA
DDPD_AUXN
DDPD_AUXP
DDPD_HPD
M47
M49
<24> CRT_HSYNC
<24> CRT_VSYNC
R559
2.2K_0402_5%
CRT_IREF
R524
2.2K_0402_5%
T43
T42
CRT_HSYNC
CRT_VSYNC
DAC_IREF
CRT_IRTN
CRT_DDC_CLK
CRT_DDC_DATA
+3VS
SDVO_INTN
SDVO_INTP
SDVO_CTRLCLK
SDVO_CTRLDATA
LVD_VREFH
LVD_VREFL
<23> LVDS_ACLK#
<23> LVDS_ACLK
R208 2
AM42
AM40
L_CTRL_CLK
L_CTRL_DATA
AK39
AK40
AH43
AH49
AF47
AF43
SDVO_STALLN
SDVO_STALLP
T40
K47
L_BKLTCTL
AP43
AP45
R202
2.2K_0402_5%
HDMI@
R203
2.2K_0402_5%
HDMI@
DDPD_0N
DDPD_0P
DDPD_1N
DDPD_1P
DDPD_2N
DDPD_2P
DDPD_3N
DDPD_3P
P38
M39
CTRL_CLK
CTRL_DATA
2 2.2K_0402_5%
2 2.2K_0402_5%
2.37K_0402_1%
R206
2
1
R207
EDID_CLK
EDID_DATA
<23> EDID_CLK
<23> EDID_DATA
SDVO_TVCLKINN
SDVO_TVCLKINP
R204 1
R205 1
+3VS
PCH_PWM
L_BKLTEN
L_VDD_EN
Digital Display Interface
Pull up R for CONN SIDE
P45
LVDS
<23>
J47
M45
CRT
U4D
PCH_ENBKL
PCH_ENVDD
<23> PCH_ENBKL
<23> PCH_ENVDD
EDID_CLK
EDID_DATA
HDMICLK_NB
HDMIDAT_NB
AT49
AT47
AT40
HDMICLK_NB <25>
HDMIDAT_NB <25>
TMDS_B_HPD# <25>
AV42 TMDS_B_DATA2#_PCH
AV40 TMDS_B_DATA2_PCH
AV45 TMDS_B_DATA1#_PCH
AV46 TMDS_B_DATA1_PCH
AU48 TMDS_B_DATA0#_PCH
AU47 TMDS_B_DATA0_PCH
AV47 TMDS_B_CLK#_PCH
AV49 TMDS_B_CLK_PCH
HDMI@
HDMI@
HDMI@
HDMI@
HDMI@
HDMI@
HDMI@
HDMI@
C200
C201
C202
C203
C204
C205
C206
C207
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
0.1U_0402_10V6K
0.1U_0402_10V6K
0.1U_0402_10V6K
0.1U_0402_10V6K
0.1U_0402_10V6K
0.1U_0402_10V6K
0.1U_0402_10V6K
0.1U_0402_10V6K
HDMI_TX2-_CK <25>
HDMI_TX2+_CK <25>
HDMI_TX1-_CK <25>
HDMI_TX1+_CK <25>
HDMI_TX0-_CK <25>
HDMI_TX0+_CK <25>
HDMI_CLK-_CK <25>
HDMI_CLK+_CK <25>
HDMI
HDMI@
P46
P42
AP47
AP49
AT38
AY47
AY49
AY43
AY45
BA47
BA48
BB47
BB49
M43
M36
AT45
AT43
BH41
BB43
BB45
BF44
BE44
BF42
BE42
BJ42
BG42
R211
1K_0402_1%
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PCH (4/9) LVDS,CRT,DP,HDMI

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
17
of
50
+3VS
U4E
RP2
8
7
6
5
8/17 reserved
PCI_PIRQA#
PCI_PIRQD#
PCI_PIRQC#
PCI_PIRQB#
1
2
3
4
BG26
BJ26
BH25
BJ16
BG16
AH38
AH37
AK43
AK45
C18
N30
H3
AH12
AM4
AM5
Y13
K24
L24
AB46
AB45
8.2K_0804_8P4R_5%
D
RP1
8
7
6
5
PCH_GPIO2
PCH_GPIO54
PCH_GPIO4
PCH_GPIO3
1
2
3
4
8.2K_0804_8P4R_5%
R225
2 8.2K_0402_5%
WL_OFF#
R212
2 8.2K_0402_5%
PCH_GPIO52
R213
2 8.2K_0402_5%
PCH_GPIO5
R296
2 8.2K_0402_5%
PCH_GPIO50
R214
2 8.2K_0402_5%
PCH_GPIO50
B21
M20
AY16
BG46
TP1
TP2
TP3
TP4
TP5
TP6
TP7
TP8
TP9
TP10
TP11
TP12
TP13
TP14
TP15
TP16
TP17
TP18
TP19
TP20
TP21
TP22
TP23
TP24
NV_RCOMP
2 1K_0402_5%
Low=A16 swap
override/Top-Block
PCI_GNT3# Swap Override enabled
High=Default *
<26> WL_OFF#
GPIO53=This Signal has a weak internal pull-up.

NOTE: The internal pull-up is disabled after
<32,56,57>
PLTRST# deasserts.
ODD_DA#
<15> CLK_PCI_LPBACK
<32> CLK_PCI_LPC
R221
ODD_DA#
0_0402_5%
@
1
R715
<32>
PCI_PME#
<6>
PLT_RST#
R219 22_0402_5%
1
2
1
2
R220 22_0402_5%
2 1K_0402_5%
PCI_PIRQA#
PCI_PIRQB#
PCI_PIRQC#
PCI_PIRQD#
K40
K38
H38
G38
PCH_GPIO50
PCH_GPIO52
PCH_GPIO54
C46
C44
E40
PCH_GPIO51
PCH_GPIO53
WL_OFF#
D47
E42
F46
PCH_GPIO2
PCH_GPIO3
PCH_GPIO4
PCH_GPIO5
G42
G40
C42
D44
K10
PLT_RST#
C6
CLK_PCI_LPBACK_R H49
CLK_PCI_LPC_R
H43
J48
K42
H40
TP25
TP26
TP27
TP28
TP29
TP30
TP31
TP32
TP33
TP34
TP35
TP36
TP37
TP38
TP39
TP40
PIRQA#
PIRQB#
PIRQC#
PIRQD#
NV_RE#_WRB0
NV_RE#_WRB1
NV_WE#_CK0
NV_WE#_CK1
USBP0N
USBP0P
USBP1N
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5N
USBP5P
USBP6N
USBP6P
USBP7N
USBP7P
USBP8N
USBP8P
USBP9N
USBP9P
USBP10N
USBP10P
USBP11N
USBP11P
USBP12N
USBP12P
USBP13N
USBP13P
USB
A16 swap overide Strap/Top-Block

Swap Override jumper
PCH_GPIO51
AT10
BC8
NV_ALE
NV_CLE
PCI
NV_DQS0
NV_DQS1
NV_RB#
BE28
BC30
BE32
BJ32
BC28
BE30
BF32
BG32
AV26
BB26
AU28
AY30
AU26
AY26
AV28
AW30
GPIO55
R215
AY7
AV7
AU3
BG4
NV_DQ0 / NV_IO0
NV_DQ1 / NV_IO1
NV_DQ2 / NV_IO2
NV_DQ3 / NV_IO3
NV_DQ4 / NV_IO4
NV_DQ5 / NV_IO5
NV_DQ6 / NV_IO6
NV_DQ7 / NV_IO7
NV_DQ8 / NV_IO8
NV_DQ9 / NV_IO9
NV_DQ10 / NV_IO10
NV_DQ11 / NV_IO11
NV_DQ12 / NV_IO12
NV_DQ13 / NV_IO13
NV_DQ14 / NV_IO14
NV_DQ15 / NV_IO15
WL_OFF#
NV_CE#0
NV_CE#1
NV_CE#2
NV_CE#3
REQ1# / GPIO50
REQ2# / GPIO52
REQ3# / GPIO54
GNT1# / GPIO51
GNT2# / GPIO53
GNT3# / GPIO55
PIRQE# / GPIO2
PIRQF# / GPIO3
PIRQG# / GPIO4
PIRQH# / GPIO5
USBRBIAS#
USBRBIAS
AU2
AT4
AT3
AT1
AY3
AT5
AV3
AV1
BB1
BA3
BB5
BB3
BB7
BE8
BD4
BF6
AV5
AY1
NV_CLE
AV10
AT8
DMI Termination Voltage
AY5
BA2
OC0# / GPIO59
OC1# / GPIO40
OC2# / GPIO41
OC3# / GPIO42
OC4# / GPIO43
OC5# / GPIO9
OC6# / GPIO10
OC7# / GPIO14
CLKOUT_PCI0
CLKOUT_PCI1
CLKOUT_PCI2
CLKOUT_PCI3
CLKOUT_PCI4
Set to Vss when LOW
AT12
BF3
USB DEBUG=PORT1 AND PORT9

C24
A24
C25
B25
C26
A26
K28
H28
E28
D28
C28
A28
C29
B29
N28
M28
L30
K30
G30
E30
C30
A30
L32
K32
G32
E32
C32
A32
C33
USB20_N0
USB20_P0
USB20_N1
USB20_P1
USB20_N2
USB20_P2
USB20_N3
USB20_P3
USB20_N0
USB20_P0
USB20_N1
USB20_P1
USB20_N2
USB20_P2
USB20_N3
USB20_P3
USB20_N5
USB20_P5
USB20_N5 <23>
USB20_P5 <23>
USB20_N8
USB20_P8
USB20_N9
USB20_P9
USB20_N10
USB20_P10
USB20_N11
USB20_P11
+1.8VS
RIGHT USB
LEFT USB
6/24 change to 1K
USB charger
NV_CLE
LEFT USB (COMBO)
1
4.7K_0402_5%
R217
+3VALW
WLAN
RP3
USB20_N11 <36>
USB20_P11 <36>
CARD READER
USB20_N13 <35>
USB20_P13 <35>
Bluetooth
USB_OC0#
USB_OC2#
USB_OC7#
USB_OC5#
4
3
2
1
5
6
7
8
10K_1206_8P4R_5%
Within 500 mils

1
R218
2
22.6_0402_1%
RP4
USB_OC1#
USB_OC4#
USB_OC3#
USB_OC6#
USB_OC0#
USB_OC1#
USB_OC2#
USB_OC3#
USB_OC4#
USB_OC5#
USB_OC6#
USB_OC7#
H_SNB_IVB# <6>
USB Camera
B33
A14
K20
B17
C16
L16
A16
D14
C14
R216
1K_0402_5%
LEFT USB
CLOSE TO THE BRANCHING POINT
USB20_N9 <26>
USB20_P9 <26>
USB20_N13
USB20_P13
USBRBIAS
<56,57>
<56,57>
<30>
<30>
<35>
<35>
<35>
<35>
PME#
PLTRST#
Set to Vcc when HIGH
NV_CLE
PCH_GPIO53
2 8.2K_0402_5%
NVRAM
RSVD
R297
4
3
2
1
USB_OC0# <30,56,57>
USB_OC1# <35>
5
6
7
8
10K_1206_8P4R_5%
Boot BIOS Strap bit1 BBS1

Boot BIOS
Bit11 Bit10 Destination
SPI
MC74VHC1G08DFT2G SC70 5P
@
3
Reserved
(Default)
<26,27,32> BUF_PLT_RST#
LPC
2010/07/12
2012/07/11
Deciphered Date
5
U7
PLT_RST#
1
2
R223
100K_0402_5%
Compal Secret Data
Issued Date
Title
+3VS
1U_0402_6.3V4Z
C208
Reserved
2
0_0402_5%
GNT1#/
GPIO51
1
R222

PCH (5/9) PCI, USB

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
18
of
50
+3VS
DIS
PX3.0
2
1
PCH_GPIO69
R704
2
R703
R702
UMA *
10K_0402_5%
10K_0402_5%
PCH_GPIO70
10K_0402_5%
PCH_GPIO71
Function
PCH_GPIO69
PCH_GPIO70
7/22 update to reserve only
H ; Disable
L ; Enable
+3VS
@
R235
2 1K_0402_5%
2
R303
R227
2 10K_0402_5%
R228
2 10K_0402_5%
EC_SMI#
<32> EC_SCI#
<32> EC_SMI#
Weak internal pull-high

+3VALW
R229
R230
T7
A42
PCH_GPIO6
H36
EC_SCI#
E38
EC_SMI#
C10
2 10K_0402_5%
CPUSB#
C4
2 1K_0402_5%
PCH_GPIO15
G2
BMBUSY# / GPIO0
TACH4 / GPIO68
TACH1 / GPIO1
TACH5 / GPIO69
TACH2 / GPIO6
TACH6 / GPIO70
TACH3 / GPIO7
TACH7 / GPIO71
GPIO15
A20GATE
R240
2 1K_0402_5% PCH_GPIO28
<35> ESATA_DET#
+3VS
R542
R232
1
1
+3VS
R238
7/22 update to used

intel function
2 10K_0402_5%
PCH_GPIO16
2 0_0402_5%
2 10K_0402_1%
GPIO17
2 10K_0402_5%
PCH_GPIO22
T5
ODD_EN
E8
<30> ODD_EN
+3VALW
D40
PCH_GPIO27
E16
2 10K_0402_5%
PCH_GPIO28
P8
@
1
R242
1
2 10K_0402_5%
BT_OFF#
K1
2 10K_0402_5%
PCH_GPIO35
K4
PCH_GPIO36
V8
2 10K_0402_5%
PCH_GPIO37
M5
PCH_GPIO38
N2
R241
<35> BT_OFF#
+3VS
PCH_GPIO27 (Have internal Pull-High)

VCCVRM VR Enable
*High:
Low: VCCVRM VR Disable
R243
+3VS
R245
2 10K_0402_5%
PCH_GPIO27
+3VS
R244
R246
2 10K_0402_5%
R247
2 10K_0402_5%
PCH_GPIO39
M3
R248
2 10K_0402_5%
PCH_GPIO48
V13
R249
2 10K_0402_5%
ESATA_DET#_R
PCH_GPIO57
+3VS
R250
R547
2 10K_0402_5%
PCH_GPIO36
+3VALW
2 10K_0402_5%
R251
8/5 update to pull down
U2
R881
10/8 update to
2 10K_0402_5%
D6
SATA4GP / GPIO16
TACH0 / GPIO17
SCLOCK / GPIO22
GPIO24 / MEM_LED
PECI
RCIN#
PROCPWRGD
THRMTRIP#
INIT3_3V#
+3VS
PCH_GPIO71
6/23 update for MB ID
P4
AU16
P5
GATEA20 <32>
PCH_PECI_R
@
1
2
0_0402_5% R237
KB_RST#
AY10
GPIO28
NC_1
STP_PCI# / GPIO34
H_THRMTRIP#
2
390_0402_5%
AK11
AH10
NC_4
AK10
NC_5
P37
SATA2GP / GPIO36
SATA3GP / GPIO37
+3VS
PCH_GPIO68 R224
2 10K_0402_5%
KB_RST#
2 10K_0402_5%
R226
H_THRMTRIP# <6>
INIT3_3V
C
This signal has weak internal

PU, can't pull low
AH8
NC_3
<6,32>
H_CPUPWRGD <6>
PCH_THRMTRIP#_R 1
R239
T14
NC_2
GPIO35
H_PECI
KB_RST# <32>
AY11
GPIO27
Intel schematic reviwe recommand.
SLOAD / GPIO38
SDATAOUT0 / GPIO39
SDATAOUT1 / GPIO48
VSS_NCTF_15
SATA5GP / GPIO49
VSS_NCTF_16
GPIO57
VSS_NCTF_17
VSS_NCTF_18
2 10K_0402_5%
BG2
@ T15
PAD
BG48
@ T16
PAD
BH3
@ T17
PAD
BH47
@ T18
PAD
BJ4
@ T20
PAD
BJ44
@ T22
PAD
BJ45
@ T24
PAD
BJ46
@ T26
PAD
BJ5
@ T28
PAD
PAD
T19 @
A4
PAD
T21 @
A44
PAD
T23 @
A45
PAD
T25 @
A46
PAD
T27 @
A5
PAD
T29 @
A6
VSS_NCTF_6
VSS_NCTF_24
BJ6
@ T30
PAD
PAD
T31 @
B3
VSS_NCTF_7
VSS_NCTF_25
C2
@ T32
PAD
PAD
T33 @
B47
VSS_NCTF_8
VSS_NCTF_26
C48
@ T34
PAD
PAD
T35 @
BD1
VSS_NCTF_9
VSS_NCTF_27
D1
@ T36
PAD
PAD
T37 @
BD49
VSS_NCTF_10
VSS_NCTF_28
D49
@ T38
PAD
PAD
T39 @
BE1
VSS_NCTF_11
VSS_NCTF_29
E1
@ T40
PAD
PAD
T41 @
BE49
VSS_NCTF_12
VSS_NCTF_30
E49
@ T42
PAD
PAD
T43 @
BF1
VSS_NCTF_13
VSS_NCTF_31
F1
@ T44
PAD
PAD
T45 @
BF49
VSS_NCTF_14
VSS_NCTF_32
F49
@ T46
PAD
PCH_GPIO37
pull down for checklist Rev1.2
V3
CPU/MISC
voltage regulator enable

On-Die
On-Die PLL Voltage Regulator disable
PCH_GPIO70
A40
LAN_PHY_PWR_CTRL / GPIO12
GPIO
H
L
R231
PCH_GPIO69
C41
R236
10K_0402_5%
VSS_NCTF_1
VSS_NCTF_19
VSS_NCTF_2
VSS_NCTF_20
VSS_NCTF_3
VSS_NCTF_21
VSS_NCTF_4
VSS_NCTF_5
NCTF
+3VS
PCH_GPIO68
B41
GPIO8
GPIO28
On-Die PLL Voltage Regulator

This signal has a weak internal pull up
C40
1 @
0_0402_5%
Integrated Clock Chip Enable
ICC_EN#
PCH_GPIO0
U4F
ESATA_DET#
R706
R705
10K_0402_5%
R707
2 10K_0402_5%
PCH_GPIO71
R233
PX4.0
10K_0402_5%
+3VS
10K_0402_5%
VSS_NCTF_22
VSS_NCTF_23
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PCH (6/9) GPIO, CPU, MISC

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
19
of
50
+1.05VS_VCCDPLLEXP AN19
1 0_0603_5%
CRT
1mA VCCALVDS
VSSALVDS
VCCTX_LVDS[1]
+VCCA_LVDS
AK36
VCCTX_LVDS[2]
60mA VCCTX_LVDS[3]
VCCTX_LVDS[4]
AN17
AN21
@ J12
1
AN26
AN27
PAD-OPEN 4x4m
+1.05VS_PCH
C
R257
0_0805_5%
1
2
+1.05VS_VCC_EXP
1
R260
0_0805_5%
1
2
@C229
@
C229
1U_0402_6.3V6K
AT24
AP37
VCCIO[19]
+1.05VS_PCH R263
1
2 +1.05VS_VCCDPLL_FDI AP17
0_0805_5%
AU20
+VCCP_VCCDMI
C217
0.01U_0402_16V7K
+3VS
R256
0_0805_5%
+3VS_VCC3_3_6 1
2
V33
VCC3_3[7]
@
R255
0_0402_5%
C219
0.1U_0402_10V7K
V34
2
VCCVRM[3]
AT16
+VCCAFDI_VRM
+VCCP_VCCDMI
VCCIO[22]
VCCIO[23]
VCCIO[24]
VCCIO[1]
AT20
1
@
C917
VCCFDIPLL
VCCPNAND[3]
VCCPNAND[4]
+VCCPNAND
AJ16
1
AJ17
+1.05VS
C220
1U_0402_6.3V6K
V1
C228
0.1U_0402_10V7K
+3V_VCCPSPI
1 R399
2
0_0805_5%
C230
1U_0402_6.3V6K
0.001
0.001
Vcc3_3
3.3
0.266
VccADAC
3.3
0.001
VccADPLLA
1.05
0.08
VccADPLLB
1.05
0.08
VccCore
1.05
1.3
VccDMI
1.05
0.042
VccIO
1.05
2.925
VccASW
1.05
1.01
VccSPI
3.3
0.02
VccDSW
3.3
0.003
VccpNAND
1.8
0.19
VccRTC
3.3
6 uA
VccSus3_3
3.3
0.119
VccSusHDA
3.3 / 1.5
VccVRM
1.8 / 1.5
0.01
0.16
VccCLKDMI
1.05
0.02
VccSSC
1.05
0.095
VccDIFFCLKN
1.05
0.055
VccALVDS
3.3
0.001
VccTX_LVDS
1.8
0.06
+3VS
V5REF_Sus
+1.8VS
20mA VCCSPI
V5REF
0_0805_5%
8/11 update for PDGD 1.2

8/27 update L75 symbol
R261
0_0805_5%
1
2
0.001
L75
10UH_LBR2012T100M_20%
1
2
AG16
AG17
+1.05VS_PCH
R259
@ 0_0805_5%
1
2
AB36 +1.05VS_VCC_DMI_CCI
1
C226
1U_0402_6.3V6K
190mA VCCPNAND[2]
R258
+VCCP_VCCDMI
10U_0603_6.3V6M
VCCVRM[2]
VCCDMI[2]
20mA
VCCPNAND[1]
VCC3_3[3]
VCCIO[27]
VCCDMI[1]
1.05
0.1uH inductor, 200mA
2925mA
VCCIO[21]
VCCIO[26]
BG6
C216
0.01U_0402_16V7K
VCCIO[20]
AN34
+1.05VS_VCCAPLL_FDI
VCC3_3[6]
S0 Iccmax
Current (A)
+1.8VS
L2
0.1UH_MLF1608DR10KT_10%_1608
2
1
+VCCTX_LVDS
Voltage
8/5 Reserved
AM38
AP36
VCCIO[18]
VCCIO[25]
AP16
+3VS
R252
0.022_0805_1%
1
2
C395
10U_0805_6.3V6M
VCCIO[17]
AN33
BH29
+VCCAFDI_VRM
Place CH53 Near BG6 pin

1
AP26
VCCIO[16]
C227
0.1U_0402_10V7K
2
@ R262
0_0603_5%
2
1
AP24
+3VS_VCCA3GBG
1
+1.05VS_PCH
C225
1U_0402_6.3V6K
AP23
C224
1U_0402_6.3V6K
+3VS
C223
1U_0402_6.3V6K
C222
1U_0402_6.3V6K
C221
10U_0805_6.3V6M
AP21
VCCIO[15]
FDI
HVCMOS
AN16
DMI
This pin can be left as no connect in

On-Die VR enabled mode (default).
AM37
VCCAPLLEXP
NAND / SPI
BJ22
V_PROC_IO
C215
10U_0805_6.3V6M
@
R253
0_0402_5%
VCCIO[28]
VCCIO
+VCCAPLLEXP
T47 @
AK37
2
PAD
LVDS
U47
C218
22U_0805_6.3V6M
R254
VSSADAC
+1.05VS_PCH
VCCADAC
+VCCADAC
1
U48
C214
0.1U_0402_10V7K
VCCCORE[1]
VCCCORE[2]
VCCCORE[3]
VCCCORE[4]
VCCCORE[5]
VCCCORE[6]
VCCCORE[7]
VCCCORE[8]
VCCCORE[9]
VCCCORE[10]
VCCCORE[11]
VCCCORE[12]
VCCCORE[13]
VCCCORE[14]
VCCCORE[15]
VCCCORE[16]
VCCCORE[17]
1mA
Voltage Rail
L1
MBK1608221YZF_2P
2
1
C213
0.01U_0402_16V7K
C212
1U_0402_6.3V6K
C211
1U_0402_6.3V6K
C210
1U_0402_6.3V6K
C209
10U_0603_6.3V6M
PAD-OPEN 4x4m 1
AA23
AC23
AD21
AD23
AF21
AF23
AG21
AG23
AG24
AG26
AG27
AG29
AJ23
AJ26
AJ27
AJ29
AJ31
VCC CORE
+1.05VS_PCH
+3VS
1300mA
@ PJP1
2
PCH Power Rail Table
POWER
U4G
+1.05VS
6/30 update
+VCCAFDI_VRM
+1.5VS
R265
0_0603_5%
0_0603_5%
+VCCAFDI_VRM
+1.8VS
R266
Intel recommand
stuff R265 and unstuff R266
VCCVRM==>1.5V FOR MOBILE

VCCVRM==>1.8V FOR DESKTOP
VCCVRM = 160mA detal waiting for newest spec
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PCH (7/9) PWR

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
20
of
50
Have internal VRM

+1.05VS_PCH @ R268
0_0603_5%
2
1
POWER
AD49
7/1 update to @
C234
0.1U_0402_10V7K
C235
0.1U_0402_10V7K
2
1
T16
VCCACLK
VCCIO[29]
+PCH_VCCDSW
V12
DCPSUSBYP
+3VS_VCC_CLKF33
T38
VCC3_3[5]
VCCIO[30]
3mA
VCCDSW3_3
@
@
2 0_0603_5%
+VCCAPLL_CPY_PCH
BH23
VCCAPLLDMI2
+VCCDPLL_CPY
AL29
VCCIO[14]
+VCCSUS1
AL24
2
+1.05VS_PCH
R277
0_0805_5%
1
2
AA19
AA21
AA24
C242
22U_0805_6.3V6M
C241
22U_0805_6.3V6M
AA26
AA27
AA29
AA31
AC26
C246
1U_0402_6.3V6K
L5
10UH_LB2012T100MR_20%
+VCCA_DPLL_L
1
2
C245
1U_0402_6.3V6K
2
+1.05VS_PCH
C244
1U_0402_6.3V6K
AC27
AC29
AC31
AD29
+1.05VS_VCCA_A_DPL
AD31
1
+1.05VS_VCCA_B_DPL
OSCON
W24
W26
W29
W31
OSCON
W33
+VCCRTCEXT
C256
1U_0402_6.3V6K
C258
0.1U_0402_10V7K
VCCASW[4]
VCCASW[5]
VCCASW[6]
VCCASW[7]
VCCASW[8]
VCCASW[9]
VCCASW[10]
VCCASW[11]
VCCASW[12]
VCCASW[13]
VCCASW[14]
N16
1
Y49
DCPSUS[4]
VCCSUS3_3[1]
+3V_VCCPUSB
T23
1
V23
2
V24
P24
+3VALW
R272
0_0603_5%
2
1
+3VALW
R273
0_0603_5%
2
1
+3V_VCCAUBG
1
T26
+1.05VS_VCCAUPLL
M26
+PCH_V5REF_SUS
AN23
+VCCA_USBSUS
AN24
+3V_VCCPSUS
P34
+PCH_V5REF_RUN
N20
+3V_VCCPSUS
+5VALW
C238
0.1U_0402_10V7K
+3VALW
R275
100_0402_5%
+1.05VS_PCH
R276
0_0603_5%
2
1
D1
1mA V5REF
VCCSUS3_3[2]
VCCASW[15]
VCCSUS3_3[3]
N22
VCCSUS3_3[4]
P20
VCCSUS3_3[5]
P22
VCC3_3[1]
VCC3_3[8]
VCCASW[16]
VCC3_3[4]
C243
R278
0_0603_5%
2
1
1
+3VS_VCCPCORE
T34
2
1
R283
0_0603_5%
2
1
VCC3_3[2]
AJ2
+VCC3_3_2
VCCVRM[4]
VCCIO[13]
+3VS
+PCH_V5REF_RUN
R282
0_0603_5%
1
D2
C248
1U_0603_10V6K
+3VS
C254
0.1U_0402_10V7K
+1.05VS_SATA3
C255
0.1U_0402_10V7K
+1.05VS_PCH
R285
0_0805_5%
2
1
AH13
2
+1.05VS_SATA3
AH14
R279
100_0402_5%
1
AF13
2
DCPRTC
+3VS
+3VS
C249
0.1U_0402_10V7K
+3VS_VCCPPCI
VCCASW[18]
VCCASW[20]
R281
0_0805_5%
2
1
W16
+3VALW
C247
1U_0402_6.3V
1
AA16
C240
0.1U_0603_25V7K
2 1U_0402_6.3V6K
VCCASW[17]
VCCASW[19]
+PCH_V5REF_SUS
+5VS
C259
1U_0402_6.3V6K
BD47
1
C262
1U_0402_6.3V6K
VCCADPLLA
80mA
+1.05VS_VCCA_B_DPL
BF47
VCCADPLLB
+VCCDIFFCLK
+1.05VS_VCCDIFFCLKN
AF17
AF33
AF34
AG34
VCCIO[7]
VCCIO[8]
55mA
VCCIO[9]
VCCIO[11]
+1.05VS_SSCVCC
AG33
VCCIO[10]
VCCIO[6]
SATA
+1.05VS_VCCA_A_DPL
+1.05VS_SSCVCC
T29
VCCIO[12]
+VCCAFDI_VRM
C233
1U_0402_6.3V6K
T24
+1.05VS_PCH
C257
1U_0402_6.3V6K
+1.05VS_VCCDIFFCLKN
R288
0_0603_5%
2
1
80mA
VCCAPLLSATA
VCCVRM[1]
VCCIO[2]
95mA
+1.05VS_PCH
L7
@
@ R287
10UH_LB2012T100MR_20%
0_0805_5%
+VCCSATAPLL_R2
1
2
1
AF14
+VCCSATAPLL
+VCCAFDI_VRM
AK1
AF11
AC16
VCCIO[3]
AC17
VCCIO[4]
AD17
+VCCAFDI_VRM
+1.05VS_VCC_SATA R289 +1.05VS_PCH

0_0805_5%
+1.05VS_VCC_SATA
2
1
1
@ C260
10U_0805_6.3V6M
Place CH80 Near AK1 pin
C261
1U_0402_6.3V6K
2
+1.05VM_VCCSUS
C263
0.1U_0402_10V7K
1
@
2
C264
1U_0402_6.3V6K
+VCCSST
V16
+1.05VM_VCCSUS
T17
V19
+1.05VS
R293
0_0603_5%
1
2
+V_CPU_IO
DCPSUS[1]
DCPSUS[2]
V_PROC_IO 1mA
VCCASW[22]
VCCASW[23]
VCCASW[21]
T21
+VCCME_22
R291
1 0_0603_5%
V21
+VCCME_23
R292
1 0_0603_5%
T19
+VCCME_21
R294
1 0_0603_5%
P32
+VCCSUSHDA
R295
1 0_0603_5%
+RTCVCC
+3VALW
A22
C270
0.1U_0402_10V7K
C269
0.1U_0402_10V7K
C268
1U_0402_6.3V6K
C267
0.1U_0402_10V7K
C266
0.1U_0402_10V7K
C265
4.7U_0603_6.3V6K
BJ8
+1.05VS_PCH
DCPSST
MISC
@ R290
0_0603_5%
2
1
1mA V5REF_SUS
VCCASW[3]
+1.05VS_VCCDIFFCLKN
+1.05VS_PCH
VCCIO[34]
1010mA
VCCIO[5]
+1.05VS_PCH
VCCASW[2]
VCCRTC
HDA
+1.05VS_PCH
VCCSUS3_3[10]
VCCASW[1]
CPU
W23
+VCCDIFFCLK
1
R286
0_0603_5%
2
1
1 R02
C252 1
+
220U_6.3V_M
+1.05VS_PCH
R284
0_0603_5%
2
1
220U_6.3V_M
W21
C253
1U_0402_6.3V6K
1 R02
C250 1
+
C251
1U_0402_6.3V6K
L6
10UH_LB2012T100MR_20%
DCPSUS[3]
VCCSUS3_3[9]
VCCSUS3_3[6]
@ C239
1U_0402_6.3V6K
+1.05VM_VCCASW
1
1
VCCSUS3_3[8]
USB
10U_0805_6.3V6M
C237
R274
+1.05VS_PCH
VCCIO[32]
T27
119mA VCCSUS3_3[7]
PCI/GPIO/LPC
P28
VCCIO[33]
Clock and Miscellaneous
L4
10UH_LBR2012T100M_20%
+VCCAPLL_CPY 1
2
P26
VCCIO[31]
R270
0_0603_5%
2
1
+1.05VS_VCCUSBCORE
1
C236
0.1U_0402_10V7K
@ R271
0_0603_5%
1
2
RTC
+1.05VS_PCH
N26
U4J
+VCCPDSW
1
R269
0_0603_5%
1
2
C232
1U_0402_6.3V6K
C231
10U_0805_10V4Z
2
D
+3VALW
+3VS_VCC_CLKF33
1
VCCDMI = 42mA detal waiting for newest spec
L3
10UH_LBR2012T100M_20%
1
2
VCC3_3 = 266mA detal waiting for newest spec

+VCCACLK
@ R267
0_0805_5%
2
+3VS
10mA VCCSUSHDA
C271
0.1U_0402_16V4Z
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PCH (8/9) PWR

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
21
of
50
U4I
AY4
AY42
AY46
AY8
B11
B15
B19
B23
B27
B31
B35
B39
B7
F45
BB12
BB16
BB20
BB22
BB24
BB28
BB30
BB38
BB4
BB46
BC14
BC18
BC2
BC22
BC26
BC32
BC34
BC36
BC40
BC42
BC48
BD46
BD5
BE22
BE26
BE40
BF10
BF12
BF16
BF20
BF22
BF24
BF26
BF28
BD3
BF30
BF38
BF40
BF8
BG17
BG21
BG33
BG44
BG8
BH11
BH15
BH17
BH19
H10
BH27
BH31
BH33
BH35
BH39
BH43
BH7
D3
D12
D16
D18
D22
D24
D26
D30
D32
D34
D38
D42
D8
E18
E26
G18
G20
G26
G28
G36
G48
H12
H18
H22
H24
H26
H30
H32
H34
F3
U4H
H5
AA17
AA2
AA3
AA33
AA34
AB11
AB14
AB39
AB4
AB43
AB5
AB7
AC19
AC2
AC21
AC24
AC33
AC34
AC48
AD10
AD11
AD12
AD13
AD19
AD24
AD26
AD27
AD33
AD34
AD36
AD37
AD38
AD39
AD4
AD40
AD42
AD43
AD45
AD46
AD8
AE2
AE3
AF10
AF12
AD14
AD16
AF16
AF19
AF24
AF26
AF27
AF29
AF31
AF38
AF4
AF42
AF46
AF5
AF7
AF8
AG19
AG2
AG31
AG48
AH11
AH3
AH36
AH39
AH40
AH42
AH46
AH7
AJ19
AJ21
AJ24
AJ33
AJ34
AK12
AK3
VSS[0]
VSS[1]
VSS[2]
VSS[3]
VSS[4]
VSS[5]
VSS[6]
VSS[7]
VSS[8]
VSS[9]
VSS[10]
VSS[11]
VSS[12]
VSS[13]
VSS[14]
VSS[15]
VSS[16]
VSS[17]
VSS[18]
VSS[19]
VSS[20]
VSS[21]
VSS[22]
VSS[23]
VSS[24]
VSS[25]
VSS[26]
VSS[27]
VSS[28]
VSS[29]
VSS[30]
VSS[31]
VSS[32]
VSS[33]
VSS[34]
VSS[35]
VSS[36]
VSS[37]
VSS[38]
VSS[39]
VSS[40]
VSS[41]
VSS[42]
VSS[43]
VSS[44]
VSS[45]
VSS[46]
VSS[47]
VSS[48]
VSS[49]
VSS[50]
VSS[51]
VSS[52]
VSS[53]
VSS[54]
VSS[55]
VSS[56]
VSS[57]
VSS[58]
VSS[59]
VSS[60]
VSS[61]
VSS[62]
VSS[63]
VSS[64]
VSS[65]
VSS[66]
VSS[67]
VSS[68]
VSS[69]
VSS[70]
VSS[71]
VSS[72]
VSS[73]
VSS[74]
VSS[75]
VSS[76]
VSS[77]
VSS[78]
VSS[79]
VSS[80]
VSS[81]
VSS[82]
VSS[83]
VSS[84]
VSS[85]
VSS[86]
VSS[87]
VSS[88]
VSS[89]
VSS[90]
VSS[91]
VSS[92]
VSS[93]
VSS[94]
VSS[95]
VSS[96]
VSS[97]
VSS[98]
VSS[99]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]
AK38
AK4
AK42
AK46
AK8
AL16
AL17
AL19
AL2
AL21
AL23
AL26
AL27
AL31
AL33
AL34
AL48
AM11
AM14
AM36
AM39
AM43
AM45
AM46
AM7
AN2
AN29
AN3
AN31
AP12
AP19
AP28
AP30
AP32
AP38
AP4
AP42
AP46
AP8
AR2
AR48
AT11
AT13
AT18
AT22
AT26
AT28
AT30
AT32
AT34
AT39
AT42
AT46
AT7
AU24
AU30
AV16
AV20
AV24
AV30
AV38
AV4
AV43
AV8
AW14
AW18
AW2
AW22
AW26
AW28
AW32
AW34
AW36
AW40
AW48
AV11
AY12
AY22
AY28
VSS[159]
VSS[160]
VSS[161]
VSS[162]
VSS[163]
VSS[164]
VSS[165]
VSS[166]
VSS[167]
VSS[168]
VSS[169]
VSS[170]
VSS[171]
VSS[172]
VSS[173]
VSS[174]
VSS[175]
VSS[176]
VSS[177]
VSS[178]
VSS[179]
VSS[180]
VSS[181]
VSS[182]
VSS[183]
VSS[184]
VSS[185]
VSS[186]
VSS[187]
VSS[188]
VSS[189]
VSS[190]
VSS[191]
VSS[192]
VSS[193]
VSS[194]
VSS[195]
VSS[196]
VSS[197]
VSS[198]
VSS[199]
VSS[200]
VSS[201]
VSS[202]
VSS[203]
VSS[204]
VSS[205]
VSS[206]
VSS[207]
VSS[208]
VSS[209]
VSS[210]
VSS[211]
VSS[212]
VSS[213]
VSS[214]
VSS[215]
VSS[216]
VSS[217]
VSS[218]
VSS[219]
VSS[220]
VSS[221]
VSS[222]
VSS[223]
VSS[224]
VSS[225]
VSS[226]
VSS[227]
VSS[228]
VSS[229]
VSS[230]
VSS[231]
VSS[232]
VSS[233]
VSS[234]
VSS[235]
VSS[236]
VSS[237]
VSS[238]
VSS[239]
VSS[240]
VSS[241]
VSS[242]
VSS[243]
VSS[244]
VSS[245]
VSS[246]
VSS[247]
VSS[248]
VSS[249]
VSS[250]
VSS[251]
VSS[252]
VSS[253]
VSS[254]
VSS[255]
VSS[256]
VSS[257]
VSS[258]
H46
K18
K26
K39
K46
K7
L18
L2
L20
L26
L28
L36
L48
M12
P16
M18
M22
M24
M30
M32
M34
M38
M4
M42
M46
M8
N18
P30
N47
P11
P18
T33
P40
P43
P47
P7
R2
R48
T12
T31
T37
T4
W34
T46
T47
T8
V11
V17
V26
V27
V29
V31
V36
V39
V43
V7
W17
W19
W2
W27
W48
Y12
Y38
Y4
Y42
Y46
Y8
BG29
N24
AJ3
AD47
B43
BE10
BG41
G14
H16
T36
BG22
BG24
C22
AP13
M14
AP3
AP1
BE16
BC16
BG28
BJ28
VSS[259]
VSS[260]
VSS[261]
VSS[262]
VSS[263]
VSS[264]
VSS[265]
VSS[266]
VSS[267]
VSS[268]
VSS[269]
VSS[270]
VSS[271]
VSS[272]
VSS[273]
VSS[274]
VSS[275]
VSS[276]
VSS[277]
VSS[278]
VSS[279]
VSS[280]
VSS[281]
VSS[282]
VSS[283]
VSS[284]
VSS[285]
VSS[286]
VSS[287]
VSS[288]
VSS[289]
VSS[290]
VSS[291]
VSS[292]
VSS[293]
VSS[294]
VSS[295]
VSS[296]
VSS[297]
VSS[298]
VSS[299]
VSS[300]
VSS[301]
VSS[302]
VSS[303]
VSS[304]
VSS[305]
VSS[306]
VSS[307]
VSS[308]
VSS[309]
VSS[310]
VSS[311]
VSS[312]
VSS[313]
VSS[314]
VSS[315]
VSS[316]
VSS[317]
VSS[318]
VSS[319]
VSS[320]
VSS[321]
VSS[322]
VSS[323]
VSS[324]
VSS[325]
VSS[328]
VSS[329]
VSS[330]
VSS[331]
VSS[333]
VSS[334]
VSS[335]
VSS[337]
VSS[338]
VSS[340]
VSS[342]
VSS[343]
VSS[344]
VSS[345]
VSS[346]
VSS[347]
VSS[348]
VSS[349]
VSS[350]
VSS[351]
VSS[352]
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

PCH (9/9) VSS

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
22
of
50
INVPWM
LCD POWER CIRCUIT

+LCDVDD
470P_0402_50V7K
470P_0402_50V7K
+LEDVDD
C509
1
+5VALW
+3VS
R400
150_0603_1%
OUT
2
IN
2
+LCDVDD_CONN
Q80
@
680P_0402_50V7K
C514
Change footprint
20100814
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
(60 MIL)
<32>
CE_EN
R402
1
0_0402_5% @
<32> INVT_PWM
R404
R405
+3VS
C515
INVPWM
DISPOFF#
2.2K_0402_5%
2.2K_0402_5%
EDID_CLK
EDID_DATA
AP2301GN-HF_SOT23-3
0.1U_0402_16V4Z
32
W=60mils
+LCDVDD
C512
4.7U_0805_25V6-K
JLVDS1
1 1
3
3
5 5
7 7
9 9
11 11
13
13
15
15
17 17
19
19
21 21
23 23
25
25
27 27
29 29
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
USB20_N5
USB20_P5
USB20_N5 <18>
USB20_P5 <18>
CMOS
D
LVDS_A0#
LVDS_A0
LVDS_A1#
LVDS_A1
LVDS_A2#
LVDS_A2
LVDS_ACLK#
LVDS_ACLK
31
GNDGND
ACES_87142-3041-BS
ME@
+LCDVDD_CONN
L29
1
Q81
DTC124EKAT146_SC59-3
2
1
0_0402_5% LCD_ENVDD
GND
R406 2
DTC124EK
220K_0402_5%
2
2 0_0805_5%
+3VS_CMOS
C513
4.7U_0603_6.3V6K
S
Change footprint
20100814
<17> PCH_ENVDD
R403
2
G
C511
+3VS
R401
100K_0402_5%
C508
680P_0402_50V7K
@
W=60mils
Change footprint
20100814
2N7002H_SOT23-3
Q79
For EMI
B+
1 R398
DISPOFF#
FBMA-L11-201209-221LMA30T_0805
C516
R408
@
100K_0402_5%
2
4.7U_0603_6.3V6K
C517
0.1U_0402_16V4Z
Change footprint
20100814
EDID_CLK
EDID_DATA
<17> EDID_CLK
<17> EDID_DATA
<17>
<17>
LVDS_A0
LVDS_A0#
<17>
<17>
LVDS_A1
LVDS_A1#
<17>
<17>
LVDS_A2
LVDS_A2#
LVDS_A0
LVDS_A0#
LVDS_A1
LVDS_A1#
C
LVDS_A2
LVDS_A2#
LVDS_ACLK
LVDS_ACLK#
<17> LVDS_ACLK
<17> LVDS_ACLK#
+3VS
U22
1
2
NC
A
INVPWM
<17> PCH_PWM
INVPWM
TC7SZ14FU_SSOP5
@
R430 2
0_0402_5%
2 R431
10K_0402_5% @
+3VS
2N7002H_SOT23-3
@
Q82
Change footprint
20100814
For GMCH DPST

(20 MIL)
+5VS
+3VS
CMOS@
R435
150K_0402_5%
CMOS@
C518
0.1U_0402_16V4Z
1
CMOS@
C519
10U_0805_10V4Z
2
R543
0_0402_5%
@
CMOS@
C520
0.1U_0402_16V4Z
<32> CMOS_OFF#
IN
GND
R716
10K_0402_5%
CMOS@
DISPOFF#
AP2301GN-HF_SOT23-3
4.7V
4.7K_0402_5%
1
@
Q83
100K_0402_5%
+3VS_CMOS
OUT
BKOFF#
+CMOS_PW
3
2
D4
BKOFF#
+5VALW
R434
R433 @
(20 MIL)
Change footprint
20100814
CMOS@
0_0402_5%
1
<32>
+3VS
R717
CMOS Camera Conn
R539
0_0603_5%
1
2
R596
0_0603_5%
1
2
R437 1
0_0402_5%
ENBKL
<32>
<17> PCH_ENBKL
Q84
CMOS@
2010/07/12
Issued Date
1
5
Compal Secret Data
R438
100K_0402_1%
2012/07/11
Deciphered Date
4
Title

LVDS/CAMERA
Size
B
Date:
Document Number
Rev
0.2
LA-6752P
Sheet
1
23
of
50
+5VS
+5VS
RED
3
1
BAT54S-7-F_SOT23-3
@
D6
BAT54S-7-F_SOT23-3
+5VS
GREEN
@
D5
BAT54S-7-F_SOT23-3
+5VS
BLUE
+5VS
@
D7
JVGA_HS
@
D8
BAT54S-7-F_SOT23-3
@
D9
BAT54S-7-F_SOT23-3
CRT Connector
+CRT_VCC
+5VS
D10
JVGA_VS
1
2
2
1
RB491D_SC59-3
1.1A_6V_SMD1812P110TF
UMA only
DAC_BLU
<17> DAC_BLU
DAC_GRN
<17> DAC_GRN
DAC_RED
<17> DAC_RED
FCM1608CF-121T03 0603
1
2
L30
FCM1608CF-121T03 0603
1
2
L31
FCM1608CF-121T03 0603
1
2
L32
1
1
1
R443
150_0402_1%
R445
150_0402_1%
R446
150_0402_1%
1
C522
C523
8/6 Modify,
C524
10P_0402_50V8J
10P_0402_50V8J 10P_0402_50V8J
CLOSE TO CONN
W=40mils
GREEN
JCRT1
BLUE
T67 PAD
@
RED
1
C526
C527
10P_0402_50V8J
CRT_DDC_DAT_CONN
GREEN
JVGA_HS
BLUE
10P_0402_50V8J10P_0402_50V8J
JVGA_VS
CRT_DDC_CLK_CONN
2
+CRT_VCC
R448
C528
100P_0402_50V8J
6
11
1
7
12
2
8
13
3
9
14
4
10
15
5
G
G
16
17
CONTE_80431-5K1-152
ME@
1K_0402_5%
A
G
<17> CRT_HSYNC
OE#
C529
0.1U_0402_16V4Z
C521
0.1U_0402_16V4Z
RED
C525
F1
FCM1608CF-121T03 0603
1
2
L33
CRT_HSYNC_1
U23
SN74AHCT1G125DCKR_SC70-5
+CRT_VCC
JVGA_HS
R451
@
C530
10P_0402_50V8J
<17> CRT_VSYNC
A
3
OE#
C531
0.1U_0402_16V4Z
1K_0402_5%
FCM1608CF-121T03 0603
1
2
L34
CRT_VSYNC_1
U24
SN74AHCT1G125DCKR_SC70-5
JVGA_VS
<17> CRT_DDC_DATA
1
2
R457
2.2K_0402_5%
R456
2.2K_0402_5%
CRT_DDC_DATA
@ C532
10P_0402_50V8J
+CRT_VCC
@
R455
2.2K_0402_5%
R454
2.2K_0402_5%
+3VS
+3VS
CRT_DDC_DAT_CONN
2N7002DW -T/R7_SOT363-6
Q62B
<17> CRT_DDC_CLK
CRT_DDC_CLK
6
1
2N7002DW -T/R7_SOT363-6
Q62A
C533
100P_0402_50V8J
8/14 change P/N to

(SB00000DH00)
CRT_DDC_CLK_CONN
1
@
C534
68P_0402_50V8K
2
Compal Secret Data
2010/07/12
Issued Date
Deciphered Date
2012/07/11
A
Title

CRT Connector
Size
Document Number
Custom
Date:
Rev
0.2
LA-6752P
Sheet
E
24
of
50
HDMI_CLK+_CONN
HDMI_CLK-_CONN
HDMI_TX0+_CONN
HDMI_TX0-_CONN
D
HDMI_TX1+_CONN
HDMI_TX1-_CONN
1
R462 HDMI@
1
R463 HDMI@
1
R472 HDMI@
1
R473 HDMI@
1
R474 HDMI@
1
R475 HDMI@
@
680_0402_1%
680_0402_1%
<17>
<17>
<17>
<17>
<17>
<17>
<17>
<17>
680_0402_1%
680_0402_1%
680_0402_1%
HDMI_CLK+_CK
HDMI_CLK-_CK
HDMI_TX0+_CK
HDMI_TX0-_CK
HDMI_TX1+_CK
HDMI_TX1-_CK
HDMI_TX2+_CK
HDMI_TX2-_CK
HDMI_CLK+_CK
HDMI_CLK-_CK
HDMI_TX0+_CK
HDMI_TX0-_CK
HDMI_TX1+_CK
HDMI_TX1-_CK
HDMI_TX2+_CK
HDMI_TX2-_CK
HDMI@
HDMI@
HDMI@
HDMI@
HDMI@
HDMI@
HDMI@
HDMI@
R464
R465
R466
R467
R468
R469
R470
R471
1
1
1
1
1
1
1
1
0_0402_5%
0_0402_5%
0_0402_5%
0_0402_5%
0_0402_5%
0_0402_5%
0_0402_5%
0_0402_5%
2
2
2
2
2
2
2
2
HDMI_CLK+_CONN
HDMI_CLK-_CONN
HDMI_TX0+_CONN
HDMI_TX0-_CONN
HDMI_TX1+_CONN
HDMI_TX1-_CONN
HDMI_TX2+_CONN
HDMI_TX2-_CONN
L35
HDMI_CLK+_CK
HDMI_CLK+_CONN
HDMI_CLK-_CK
HDMI_CLK-_CONN
W CM-2012-900T_4P
@
L36
HDMI_TX0+_CK
HDMI_TX0-_CK
680_0402_1%
1
4
HDMI_TX0+_CONN
HDMI_TX0-_CONN
W CM-2012-900T_4P
HDMI_TX2+_CONN
R476
HDMI_TX2-_CONN
R477
1
HDMI@
1
HDMI@
2
2
680_0402_1%
@
2N7002H_SOT23-3
UMA_HDMI@
2
G
Q95
L37
HDMI_TX1+_CK
HDMI_TX1+_CONN
HDMI_TX1-_CK
HDMI_TX1-_CONN
680_0402_1%
+3VS
W CM-2012-900T_4P
Change footprint
20100814
8/6 Modify
L38
HDMI_TX2+_CK
HDMI_TX2+_CONN
HDMI_TX2-_CK
HDMI_TX2-_CONN
W CM-2012-900T_4P
+3VS
Pull up R for PCH SIDE
+5VS
+5VS
HDMI@
1
5
<17> HDMICLK_NB
HDMI@
<17> HDMIDAT_NB
HDMICLK_R
6
2N7002DW -T/R7_SOT363-6
Q63A
3
Q63B
3
HDMIDAT_R
1
HDMIDAT_R
@
D11
BAT54S-7-F_SOT23-3
HDMICLK_R
@
D12
BAT54S-7-F_SOT23-3
2N7002DW -T/R7_SOT363-6
RB491D_SC59-3
2
8/14 change P/N to

(SB00000DH00)
D13
1
+5VS
F2
+5VS_HDMI_F
1.1A_6V_SMD1812P110TF
HDMI@
HDMI@
R482
9/27 add F2 for safty
0_0805_5%
@
+5VS_HDMI
+5VS
1 C543
0.1U_0402_16V4Z
HDMI@
R483
2.2K_0402_5%
HDMI@
R484
2.2K_0402_5%
HDMI@
1
D
TMDS_B_HPD#
<17> TMDS_B_HPD#
2N7002H_SOT23-3
Q93
R485
1M_0402_5%
HDMI@
+3VS
Change footprint
20100814
@
D14
BAT54S-7-F_SOT23-3
JHDMI1
HDMI_DET
HDMIDAT_R
HDMICLK_R
UMA_HDMI@
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
R488
100K_0402_5%
HDMI@
HDMI_CLK-_CONN
HDMI_CLK+_CONN
HDMI_TX0-_CONN
HDMI_TX0+_CONN
HDMI_TX1-_CONN
HDMI_TX1+_CONN
HDMI_TX2-_CONN
HDMI_TX2+_CONN
HP_DET
+5V
DDC/CEC_GND
SDA
SCL
Reserved
CEC
CKG1
CK_shield
G2
CK+
G3
D0G4
D0_shield
D0+
D1D1_shield
D1+
D2D2_shield
D2+
20
21
22
23
SUYIN_100042GR019M23DZL
Compal Electronics,Ltd.
Compal Secret Data
2010/07/12
Issued Date
Deciphered Date
2012/07/11
5
Title
HDMI CONN
Size
Document Number
Custom
Rev
0.2
LA-6752P
Date: Friday, November 26, 2010
Sheet
1
25
of
50
Mini-Express Card for WLAN/WiMAX(Half)
+1.5VS
+3VALW
+3VS
<15> WLAN_CLKREQ1#
0_0402_5%
2
2 @ 0_0402_5%
WLAN_CLKREQ1#
<15> CLK_PCIE_WLAN1#
<15> CLK_PCIE_WLAN1
PCI_RST#_R
CLK_PCI_DB
+3VS_WLAN
EC_TX_P80_DATA
EC_RX_P80_CLK
For EC to detect
debug card insert.
@
C545
0.1U_0402_16V4Z
C546
0.1U_0402_16V4Z
WAKE#
3.3V
NC
GND
NC
1.5V
CLKREQ#
NC
GND
NC
REFCLKNC
REFCLK+
NC
GND
NC
NC
GND
NC
NC
GND
PERST#
PERn0
+3.3Vaux
PERp0
GND
GND
+1.5V
GND
SMB_CLK
PETn0
SMB_DATA
PETp0
GND
GND
USB_DNC
USB_D+
NC
GND
NC
LED_WWAN#
NC
LED_WLAN#
NC
LED_WPAN#
NC
+1.5V
NC
GND
NC
+3.3V
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
53
GND
54
GND
+1.5VS_CONN
LPC_FRAME#_R
LPC_AD3_R
LPC_AD2_R
LPC_AD1_R
LPC_AD0_R
R498 1
R499 1
R500 1
0_0402_5%
BUF_PLT_RST#
2 @ 0_0402_5%
0_0402_5%
2
R501 1
R502 1
2 @ 0_0402_5%
2 @ 0_0402_5%
WL_OFF# <18>
BUF_PLT_RST# <18,27,32>
+3VALW
+3VS
SMB_CLK_S3 <12,13,15>
SMB_DATA_S3 <12,13,15>
USB20_N9 <18>
USB20_P9 <18>
0_0402_5%
0_0402_5%
2
2
@
@
1 R503
1 R504
WLAN_LED#
WLAN_LED# <56,57>
TAITW_PFPET0-AFGLBG1ZZ4N0
ME@
R507
100K_0402_5%
3
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
<32,33> EC_TX_P80_DATA
<32,33> EC_RX_P80_CLK
100_0402_1%
R505
1
2
1
2
R506
100_0402_1%
R514 1
R497 1
@
C544
0.1U_0402_16V4Z
JWLN1
PCIE_WAKE#
BT_ACTIVE
JUMP_43X79
J7
JUMP_43X79
J6
Mini-Express Card(WLAN/WiMAX)
<16,27> PCIE_WAKE#
<35> BT_ACTIVE
+1.5VS_CONN
+3VS_WLAN
Reserve for SW mini-pcie debug card.

Series resistors closed to KBC side.
LPC_FRAME#_R
LPC_AD3_R
LPC_AD2_R
LPC_AD1_R
LPC_AD0_R
PCI_RST#_R
CLK_PCI_DB
R508
R509
R510
R511
R512
R513
1
1
1
1
1
1
@
@
@
@
@
@
2
2
2
2
2
2
0_0402_5%
0_0402_5%
0_0402_5%
0_0402_5%
0_0402_5%
0_0402_5%
LPC_FRAME#
LPC_AD3
LPC_AD2
LPC_AD1
LPC_AD0
LPC_FRAME# <14,32>
LPC_AD3 <14,32>
LPC_AD2 <14,32>
LPC_AD1 <14,32>
LPC_AD0 <14,32>
BUF_PLT_RST#
CLK_PCI_DB <15>
Compal Secret Data
Issued Date
2010/07/12
Deciphered Date
2012/07/11
A
Title

Mini-Card/NEW Card/SIM
Size
Document Number
Rev
0.2
LA-6752P
Date:
Sheet
E
26
of
50
Power On strapping
+1.7_VDDCT
+3V_LAN
+3VALW
Layout Notice : Place as close

chip as possible.
2
JUMP_43X79
Atheros request can't disable LAN power
C547
10U_0805_10V4Z
C548
0.1U_0402_16V4Z
+1.7_VDDCT
@ C549
1000P_0402_50V7K
J8
+1.7_LX
Pin
Close together
LED0
L39
1
2 +1.7_LX
4.7UH_SIA4012-4R7M_20%
LED2
Note: Place Close to LAN chip

L39 DCR< 0.15 ohm
Rate current > 1A
Description
Chip Default
H:Over Clock Enable

L:Over Clock Disable
H:SWR Switch mode regulator Select
AR8151 Pin23=LED2.
--
AR8152, Pin23 is CLKREQ

D
Close to
Pin40
U26
8152@
S IC AR8152-AL1E QFN 40P E-LAN CTRL
36
RX_N
35
RX_P
CLK_PCIE_LAN#_C32
0_0402_5%
1
CLK_PCIE_LAN_C 33
0_0402_5%
1
2R517
2R518
<15> CLKREQ_LAN#
W AKE#
25
26
SMCLK
SMDATA
RBIAS
10
LAN_RBIAS
28
27
TEST_RST
TESTMODE
VDD33
+3V_LAN
CLKREQ_LAN#_R
GIGA@
C565
0.1U_0402_16V4Z
C566
0.1U_0402_16V4Z
C567
0.1U_0402_16V4Z
Near
Pin19
Near
Pin31
Near
Pin34
C569
0.1U_0402_16V4Z
GIGA@
C564
0.1U_0402_16V4Z
Near
Pin13
C568
1U_0402_6.3V4Z
+1.1_AVDDL
+1.1_AVDDL
+1.1_AVDDL
+1.1_AVDDL
+1.1_AVDDL
7
8
PERST#
LX
XTLO
XTLI
4
13
19
31
34
6
CLKREQ#
AVDDL
AVDDL
AVDDL
AVDDL
AVDDL_REG
41
40
+1.7_LX
+1.7_VDDCT
AVDDH
AVDDH
AVDDH_REG
16
22
9
+2.7_AVDDH
+2.7_AVDDH
+2.7_AVDDH
MDI2+3V_LAN
LAN_XTALO
C579
27P_0402_50V8J
25MHZ_20PF_7A25000012
C578
+1.7_VDDCT
2C561
0.1U_0402_16V4Z
MDI3+
MDI3-
C554 & C555 Close pin1 < 200mil

C557 & C558 Close pin < 400mil
49.9_0402_1%
2
49.9_0402_1%
R527 1
2
49.9_0402_1%
R528 1
2
49.9_0402_1%
R529 1
2
49.9_0402_1%
R530 1
2
GIGA@49.9_0402_1%
R531 1
2
GIGA@ 49.9_0402_1%
R532 1
2
GIGA@ 49.9_0402_1%
R533 1
2
GIGA@
R526 1
1@
2 C574 1000P_0402_50V7K
2 C575 0.1U_0402_16V4Z
1@
2 C576 1000P_0402_50V7K
2 C577 0.1U_0402_16V4Z
1@
1
1@
1
2 C580 1000P_0402_50V7K
2 C581 0.1U_0402_16V4Z
GIGA@
2 C582 1000P_0402_50V7K
2 C583 0.1U_0402_16V4Z
GIGA@
Note 1 : 8152 no mount MDI3+, MDI3-, MDI2-, MDI2+

resister and cap
Note 2 : C574, C576, C580, C582, reserved for EMI.
LAN_XTALI
27P_0402_50V8J
MDI2+
Close Pin 10
1
+1.1_DVDDL
+1.1_DVDDL
GND
MDI1-
+1.7_LX
24
37
AR8151-AL1A_QFN40_5X5
GIGA@
MDI1+
1
2
R522 2.37K_0402_1%
Y4
Near
Pin6
<28>
<28>
<28>
<28>
<28>
<28>
<28>
<28>
DVDDL
DVDDL_REG
MDI0+
VDDCT
REFCLK_N
REFCLK_P
LAN_XTALO
LAN_XTALI
CLKREQ_LAN#
MDI0MDI0MDI0+
MDI1MDI1+
MDI2MDI2+
MDI3MDI3+
PCIE_WAKE#_R
1R519 @ 0_0402_5%
2
0_0402_5%
1R521
2
R525 GIGA@
1
2
0_0402_5%
CLKREQ_LAN#
MDI0MDI0+
MDI1MDI1+
MDI2MDI2+
MDI3MDI3+
2 8152@
0.1U_0402_16V4Z
1
C559
12
11
15
14
18
17
21
20
BUF_PLT_RST#
<18,26,32> BUF_PLT_RST#
<16,26> PCIE_WAKE#
<32> LAN_WAKE#
TRXN0
TRXP0
TRXN1
TRXP1
TRXN2
TRXP2
TRXN3
TRXP3
C570
1U_0402_6.3V4Z
<15> CLK_PCIE_LAN#
<15> CLK_PCIE_LAN
8151-AL1A
Place Close to LAN chip

ACTIVITY <28>
LAN_LINK# <28>
1 8152@ 2
R516 0_0402_5%
@ C558
10U_0805_10V4Z
Atheros
C557
10U_0805_10V4Z
TX_P
C555
1U_0402_6.3V4Z
20.1U_0402_16V7K PCIE_PRX_C_DTX_P130
ACTIVITY
LAN_LINK#
C554
0.1U_0402_16V4Z
C5521
38
39
23
Near
Pin9
Near
Near
Near
Pin22 Pin16 Pin37
C560
0.1U_0402_16V4Z
1
2
R515 5.1K_0402_5%
LED_0
LED_1
LED_2
C562
1U_0402_6.3V4Z
TX_N
C563
0.1U_0402_16V4Z
20.1U_0402_16V7K PCIE_PRX_C_DTX_N129
GIGA@ C573
0.1U_0402_16V4Z
C5531
C572
0.1U_0402_16V4Z
C571
0.1U_0402_16V4Z
no overclocking
PD 5.1K
LED0,1,2 intel Pull UP
U26
Place Close to Chip
Near
Pin24
Configure
Pin4
R525
C559
Configure
Pin23
R516
VDDCT_REG
AR8151
CLKREQn
*
*
5
CLKREQn
Issued Date
Compal Secret Data
AR8152
2010/07/12
2012/07/11
Deciphered Date
LED[2]
4
Title
LAN-AR8151/8152
Custom
Date:
Rev
0.2
LA-6752P
Sheet
1
27
of
50
8/23 Change
T1,T2 P/N to SP050006E00
+1.7_VDDCT
T1
2
R304
2
1
0_0603_5%
C435 GIGA@
0.1U_0402_16V4Z
<27>
<27>
MDI3+
MDI3-
<27>
<27>
MDI2+
MDI2-
MDI3+
MDI3-
@C427
@
C427
1U_0402_6.3V4Z
1
1
2
2
C436 GIGA@
0.1U_0402_16V4Z
MDI2+
MDI2-
1
2
3
4
5
6
7
8
TD+
TDCT
NC
NC
CT
RD+
RD-
TX+
TXCT
NC
NC
CT
RX+
RX-
16
15
14
13
12
11
10
9
MDO3+
MDO3MCT3
MCT2
MDO2+
MDO2-
2 R534
1 GIGA@
75_0402_5%
2 R535
1 GIGA@
75_0402_5%
BOTHHAND_NS0013LF
GIGA@
6/23 update
1
Place Close to T2
T2
2
MDI1-
C438
0.1U_0402_16V4Z
<27>
<27>
MDI0+
MDI0-
<27>
<27>
MDI1+
MDI1-
MDI0+
MDI0-
1
MDI1+
C
D31
1
6
7
8
9
10
TCLAMP3302N.TCT_SLP2626P10-10
2
MDI1+
MDI1-
TD+
TDCT
NC
NC
CT
RD+
RD-
TX+
TXCT
NC
NC
CT
RX+
RX-
16
15
14
13
12
11
10
9
MDO0+
MDO0MCT0
MCT1
2 R537
1
75_0402_5%
MDO1+
MDO1C643
22U_1206_10V7K
BOTHHAND_NS0013LF
6
7
8
9
10
2 R536
1
75_0402_5%
R02
GND
5
4
3
2
1
5
4
3
2
1
11
C440
0.1U_0402_16V4Z
1
2
3
4
5
6
7
8
MDI0-
<27> LAN_LINK#
LAN_LINK#
@
C378
470P_0402_50V7K
1
+3V_LAN
2
220_0402_5%
2
1
R699
MDO3-
Reserve D1 for EMI go rural solution

20101006
B
12
Green LED-
11
Green LED+
PR4-
MDO3+
PR4+
MDO1-
PR2-
MDO2-
PR3-
MDO2+
PR3+
MDO1+
PR2+
MDO0-
PR1-
MDO0+
PR1+
10
ACTIVITY
<27> ACTIVITY
R538
@
C379
470P_0402_50V7K
1 220_0402_5%
C644
22U_1206_10V7K
Reserve gas tube for EMI go rural solution

20101006
JRJ2
MDI0+
C585
1000P_1206_2KV7K
SHLD2
16
SHLD1
15
SHLD2
14
SHLD1
13
Yellow LEDYellow LED+

LIYO_101007-08203-033
ME@
2
Issued Date
Compal Secret Data
2010/07/12
Deciphered Date
2012/07/11
Title
5
LAN_Transformer
Size
B
Date:
Document Number
Rev
0.2
LA-6752P
Sheet
1
28
of
50
U27
REMOTE1-
REMOTE2+
1
C588
2200P_0402_50V7K
C590
0.1U_0402_16V4Z
REMOTE2-
C
Q97
MMST3904-7-F_SOT323-3
2
B
E
R540
10K_0402_5%
@
REMOTE1-
C587
2200P_0402_50V7K
@
C586
100P_0402_50V8J
VDD
SMCLK
10
EC_SMB_CK2
REMOTE1+
DP1
SMDATA
EC_SMB_DA2
REMOTE1-
DN1
ALERT#
REMOTE2+
DP2
THERM#
REMOTE2-
DN2
GND
EC_SMB_CK2 <15,32>
EC_SMB_DA2 <15,32>
Under WWAN
REMOTE2+
@
C589
100P_0402_50V8J
+3VS
Close to DDR
REMOTE1+
C
Q98
MMST3904-7-F_SOT323-3
2
B
E
REMOTE1+
+3VS
SMSC thermal sensor

placed near by VRAM
Close U20
REMOTE2@
EMC1403-2-AIZL-TR_MSOP10
REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"
Address 1001_101xb
10/5 change P/N to SA000046C00
FAN1 Conn
+5VS
JFAN1
<32> EC_TACH
<32> EC_FAN_PW M
C591
10U_0805_10V4Z
1
2
3
4
5
6
1
2
3
4
G5
G6
ACES_85205-04001
ME@
Compal Secret Data
2010/07/12
Issued Date
Deciphered Date
2012/07/11
5
Title
EMC1403_Thermal sensor/FAN
Size
Document Number
Custom
Rev
0.2
LA-6752P
Sheet
1
29
of
50
Left USB Conn.

+USB_VCCB
@
@
1
R660 1
R661
JUSB1
USB20_N1_C
USB20_P1_C
2
2 0_0402_5%
0_0402_5%
8/27 change to @
C593
470P_0402_50V7K
D16
@
WCM-2012-900T_4P
USB20_N1
9/27 change C592 to

4.2H SF000002Y00
USB20_P1
4
1
1
L65
3
2
USB20_N1_C
USB20_P1_C

+5VALW
VCC
DD+
GND
5
6
7
8
GND1
GND2
GND3
GND4
SUYIN_020173GR004M58BZL
ME@
+USB_VCCB
E-SATA COMBO
RIGHT USB PORT
U29
1
2
3
USB_ON# 4
C594 0.1U_0402_16V4Z
2
1
<32,35,56,57> USB_ON#
1
2
3
4
PJDLC05_SOT23-3
C592
220U_6.3V_M
W=80mils
USB20_N1
USB20_P1
<18> USB20_N1
<18> USB20_P1
GND
IN
IN
EN
OUT
OUT
OUT
OC#
8
7
6
5
USB_OC0#
USB_OC0# <18,56,57>
APL3510BKI_SO8
Low Active
1
C595
@ 1000P_0402_50V7K
SATA HDD Conn.

JHDD1
SATA_ITX_DRX_P0
SATA_ITX_DRX_N0
<14> SATA_ITX_DRX_P0
<14> SATA_ITX_DRX_N0
<14> SATA_DTX_C_IRX_N0
<14> SATA_DTX_C_IRX_P0
SATA_DTX_C_IRX_N0
SATA_DTX_C_IRX_P0
C596 1
C597 1
2 0.01U_0402_16V7K
2 0.01U_0402_16V7K
SATA_DTX_IRX_N0
SATA_DTX_IRX_P0
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
+3VS
+5VS
+5VS
+3VS
1
C598
1000P_0402_50V7K
1
C599
0.1U_0402_16V4Z
1
C600
1U_0603_10V4Z
1
C601
10U_0805_10V4Z
1
C602
10U_0805_10V4Z
1
2
3
4
5
6
7
@
C603
0.1U_0402_16V4Z
GND
RX+
RXGND
TXTX+
GND
3.3V
3.3V
3.3V
GND
GND
GND
5V
5V
5V
GND
Reserved
GND
12V
12V
12V
GND
GND
23
24
SUYIN_127043FB022G278ZR
ODD Power Control

@
1
J9
JUMP_43X79
+5VS
Change footprint
20100814
AP2301GN-HF_SOT23-3
C607
1 R675
2
100K_0402_5%
Q99
2
R552
10K_0402_5%
+5V_ODD
0.01U_0402_16V7K
Issued Date
2010/07/12
2012/07/11
Deciphered Date
A
C608
10U_0805_10V4Z
Q100
Compal Secret Data
OUT
IN
GND
<19> ODD_EN
4
C604
0.1U_0402_16V4Z
Title
HDD/ODD Connector
Size
B
Document Number
Rev
0.2
LA-6752P
Date:

G
Sheet
30
H
of
50
CX20671
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.
An integrated 5 V to 3.3 V Low-dropout
voltage regulator (LDO).
An integrated 3.3 V to 1.8V Low-dropout
voltage regulator (LDO).
HDA_RST_AUDIO#
EMI
HDA_SYNC_AUDIO
HDA_SDOUT_AUDIO_R
1
33_0402_5%
2
R556
HDA_BITCLK_AUDIO
1
22P_0402_50V8J
C612
1
22P_0402_50V8J
C611
22P_0402_50V8J
C609
9/27 Update U30 P/N to SA00003K410
1
22P_0402_50V8J
C610
2
D
C620
0.1U_0402_16V4Z
+LDO_OUT_3.3V
1
10U_0805_10V4Z
C621
C618
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1U_0603_10V4Z
C619
0.1U_0402_16V4Z
C616
10U_0805_10V4Z
C617
@
2
1
0_0402_5%
R558
To support Wake-on-Jack or Wake-on-Ring, the CODEC
VAUX_3.3 & VDD_IO pins must be powerd by a rail that
is not removed unless AC power is removed.
*DSH page42 has more detail.
R557
+3VALW
6/24 change +3VS
C613
+VAUX_3.3
0_0402_5%
0.1U_0402_16V4Z
C615
+3VS
10U_0805_10V4Z
C614
+3VS
AVDD_3.3 pinis output of

internal LDO. NOT connect
to external supply.
9/28 Change to R879 for 21Z

2
5
8
2 33_0402_5% 6
4
2N7002H_SOT23-3
Q9
1R669
PC_BEEP
10
BIT_CLK
SYNC
SDATA_IN
SDATA_OUT
1
2
2 R572
1
R573
38
37
C_BIAS
PORTC_R
PORTC_L
EAPD active low

0=power down ex AMP
1=power up ex AMP
SPK_L2+
SPK_L1-
11
13
SPK_R2+
SPK_R1-
16
14
NC
NC
NC
LEFT+
LEFTRIGHT+
RIGHT-
41
1
R351
4.7K_0402_5%
MIC_INR
MIC_INL
AVEE
FLY_P
FLY_N
HP_OUTR_R
HP_OUTL_R
R564
2 5.11K_0402_1%
R565
R567
1
1
2 10K_0402_1%
2 39.2K_0402_1%
R568
R569
+MICBIASC
23
22
Layout Note:Path from +5VS to LPW R_5.0

RPW R_5.0 must be very low
resistance (<0.01 ohms)
C633 1
C634 1
R575
R574
2 2.2U_0603_6.3V4Z
2 2.2U_0603_6.3V4Z
1
1
2
2
15_0402_5%
15_0402_5%
2.2K_0402_5%
2.2K_0402_5%
R570
100_0402_1%
R571
100_0402_1%
HP_OUTR <36>
HP_OUTL <36>
21
19
20
1
C638
2
1U_0603_10V4Z
CX20671-21Z_QFN40_6X6
C584
EXT_MIC_R <36>
EXT_MIC_L <36>
External MIC
1
R580
4.7K_0402_5%
MIC1
1
2
GNDA
2 2.2U_0603_6.3V4Z
MIC_INR
MIC_INL
0_0402_5%
R598
8/10 update for vendor suggestion
@
1
FBMA-L11-160808-121LMA30T
wide 20MIL
R721
2
BEEP#
C642
1
WM-64PCY_2P
45@
<14>
+MICBIASC
R720
ICH Beep
Sense resistors must be

connected same power
that is used for VAUX_3.3
+MICBIASB
GNDA
8/10 update
<32>
Port C
Port A
Changed from 5.1ohm to 15ohm

for "zi zi"noise.
24
25
39
HDA_RST_AUDIO#
100P_0402_50V8J
EC Beep
MIC_JD <36>
PLUG_IN <36>
Headphone
GND
+VAUX_3.3
Internal MIC
+MICBIASB
32
31
30
+5VS
Please bypass caps very close to device.
36
35
34
33
2 @
0.1_1206_1%
10U_0805_10V4Z
10U_0805_10V4Z
C629
0.1U_0402_16V4Z
C628
C626
0.1U_0402_16V4Z
C627
0.1U_0402_16V4Z
12
15
17
GND
Internal SPEAKER
DMIC_CLK
DMIC_1/2
+3VS
C640
@
1
2
0.1U_0402_16V4Z
R576
@
1
2
0_0402_5%
R577
@
1
2
0_0402_5%
R579
@
1
2
0_0402_5%
GPIO0/EAPD#
GPIO1/SPK_MUTE#
PORTA_R
PORTA_L
40
1
C637
@
1
2
0.1U_0402_16V4Z
C632
PORTB_R
PORTB_L
B_BIAS
0_0402_5%
0_0402_5%
EC_MUTE#
0_0402_5%
SENSE_A
PC_BEEP
@ 2
<32>
EAPD
<32> EC_MUTE#
LPWR_5.0
RPWR_5.0
CLASS-D_REF
10U_0805_10V4Z
1 R566
<14> HDA_SDIN0
HDA_SDOUT_AUDIO_R
RESET#
C639
2
G
HDA_SDOUT_AUDIO
Change footprint
20100814
HDA_BITCLK_AUDIO_R
0.1U_0402_16V4Z
C641
9
0_0402_5% 2 R578
10U_0805_10V4Z
C625
C624
8/10 update
+3VS
<14> HDA_SDOUT_AUDIO
U30
1 R562
27
28
26
0.1U_0402_16V4Z
HDA_SYNC_AUDIO
<14> HDA_SYNC_AUDIO
29
HDA_BITCLK_AUDIO
<14> HDA_BITCLK_AUDIO
FILT_1.65
HDA_RST_AUDIO#
<14> HDA_RST_AUDIO#
AVDD_3.3
AVDD_5V
AVDD_HP
R563
FILT_1.8
VDD_IO
VAUX_3.3
DVDD_3.3
1 R879
2
0_0805_5%
+5VS
10K only needed if supply to VAUX_3.3

is removed during system re-start.
3
7
2
18
0.1U_0402_16V4Z
10K_0402_5%
C630
C622
R561
10U_0805_10V4Z
C631
0_0402_5%
0.1U_0402_16V4Z
R560
2
+3VALW
+CLASSD_5VS
0_0402_5%
1U_0603_10V4Z
C623
+3VS
D17 RB751V_SOD323
R582
1
2
33_0402_5%
1
C645
PC_BEEP
2
0.1U_0402_16V4Z
FBMA-L11-160808-121LMA30T
SPK_R1SPK_R2+
SPK_L1SPK_L2+
R720
R721
R722
R723
2
2
2
2
@
@
@
@
1
1
1
1
0_0603_5%
0_0603_5%
0_0603_5%
0_0603_5%
SPK_R1-_CONN
SPK_R2+_CONN
SPK_L1-_CONN
SPK_L2+_CONN
1
2
3
4
8/24 update
R723
8/10 update
Issued Date
5
6
2010/07/12
Deciphered Date
Title
CX20671 Codec
Size
C
Document Number
Rev
0.1
LA-6752P

4
GND1
GND2
2012/07/11
5
1
2
3
4
ACES_88231-04001
ME@
Compal Secret Data
FBMA-L11-160808-121LMA30T
1000P_0402_50V7K
C649
FBMA-L11-160808-121LMA30T
1000P_0402_50V7K
C651
R722
R585
10K_0402_5%
PC Beep
1000P_0402_50V7K
C647
D30 RB751V_SOD323
JSPK1
1PC_BEEP1
1000P_0402_50V7K
C650
HDA_SPKR
Sheet
1
31
of
50
+3VALW
KSI[0..7]
KSI3
KSI4
<56,57> KSI[0..7]
+3VALW
R595 1
2 47K_0402_5% KSO1
R597 1
2 47K_0402_5% KSO2
ENE UPDATE 08/10/21

+3VALW
+3VS
R600
R601
2.2K_0402_5%
R602
2.2K_0402_5%
R604
EC_SMB_CK1
2.2K_0402_5%
EC_SMB_DA1
2.2K_0402_5%
<57>
<57>
EC_SMB_CK2
EC_SMB_DA2
1
@
C665
100P_0402_50V8J
@
C666
100P_0402_50V8J
<46>
<46>
<15,29>
<15,29>
KSO16
KSO17
EC_SMB_CK1
EC_SMB_DA1
EC_SMB_CK2
EC_SMB_DA2
EC_SMB_CK1
EC_SMB_DA1
EC_SMB_CK2
EC_SMB_DA2
<16> SLP_S3#
<16> SLP_S5#
<19> EC_SMI#
EC_SMI#
+3VS
77
78
79
80
SUSWARN#
INVT_PWM
EC_TACH
ODD_DA#
EC_TX_P80_DATA
EC_RX_P80_CLK
<16> SUSWARN#
<23> INVT_PWM
<29> EC_TACH
<18,56,57> ODD_DA#
<26,33> EC_RX_P80_CLK
<36>
ON/OFF#
<29> EC_FAN_PWM
<36> NUM_LED#
EC_TACH
SUSCLK
2
0_0402_5%
EC_RTCX1 122
SUSCLK_R 123
1
R611
SCL1/GPIO44
SDA1/GPIO45
SCL2/GPIO46
SDA2/GPIO47
8/23 modify
67
AVCC
PS2 Interface
2
SDICS#/GPXOA00
SDICLK/GPXOA01
SDIDO/GPXOA02
SDIDI/GPXID0
68
70
71
72
83
84
85
86
87
88
97
98
99
109
SPI Device Interface

SPI Flash ROM
GPIO
SM Bus
BATT_TEMP
BATT_TEMP <46>
EC_FAN_PWM
CHG_ON#
IREF
SPIDI/RD#
SPIDO/WR#
SPICLK/GPIO58
SPICS#
CIR_RX/GPIO40
CIR_RLC_TX/GPIO41
FSTCHG/SELIO#/GPIO50
BATT_CHGI_LED#/GPIO52
CAPS_LED#/GPIO53
BATT_LOW_LED#/GPIO54
SUSP_LED#/GPIO55
SYSON/GPIO56
VR_ON/XCLK32K/GPIO57
AC_IN/GPIO59
EC_RSMRST#/GPXO03
EC_LID_OUT#/GPXO04
EC_ON/GPXO05
EC_SWI#/GPXO06
ICH_PWROK/GPXO06
GPO
BKOFF#/GPXO08
WL_OFF#/GPXO09
GPXO10
GPXO11
PM_SLP_S4#/GPXID1
ENBKL/GPXID2
GPXID3
GPXID4
GPXID5
GPXID6
GPXID7
GPI
V18R
KB930QF A0 LQFP 128P
119
120
126
128
73
74
89
90
91
92
93
95
121
127
100
101
102
103
104
105
106
107
108
110
112
114
115
116
117
118
EC_MUTE# <31>
USB_ON# <30,35,56,57>
TP_CLK
TP_DATA
CMOS_OFF# <23>
TP_CLK <56,57>
TP_DATA <56,57>
10K_0402_5%
USB_ON# R594 1
H_PROCHOT#_EC
2 43_0402_1%
R665 1
CHARGE_LED0#
CAPS_LED#
CHARGE_LED1#
SYSON
ACIN
EC_LID_OUT#
EC_ON
PCH_POK_EC
BKOFF#
RF_LED#
<34>
<34>
<34>
<34>
7/23 Modify
1
R599
FSEL#SPICS#
2
100K_0402_1%@
1
R603
H_PECI <6,19>
TP_DATA R592 1
2 4.7K_0402_5%
H_PROCHOT#_EC
D18
1
1
R120
2
10M_0402_5%
2 R708 0_0402_5%
PCH_RTCX1_OUT <14>
SUSCLK_R
2 R709 0_0402_5%
PCH_RTCX2_OUT <14>
32.768KHZ_12.5PF_9H03200413
OSC
NC
OSC
Y5
C347
2
2
100P_0402_50V8J
2
100P_0402_50V8J
H_PROCHOT# <6>
D
2
G
Q37
2N7002H_SOT23-3
Change footprint
20100814
0_0402_5% R747
2
1
@
@
RB751V_SOD323
PCH_POK
2
7/28 Modify
PCH_POK <6,16>
1
2
1
2
+3VS
R607 0_0402_5% R608 10K_0402_5%
@
+3VALW
R606
10K_0402_5%
C667
4.7U_0603_6.3V6K
2
0_0402_5%
EC_PME#
LAN_WAKE# <27>
R609
2
0_0402_5%@
1
R610
3
@
2N7002H_SOT23-3
PCI_PME# <18>
+3VALW
6/24 Update R708,R709 must be close Y5
NC
18P_0402_50V8J
1
C663
1
C664
R737
0_0402_5%
2
1
VR_HOT#
<46,53> VR_HOT#
124
1
2 4.7K_0402_5%
ACIN
SLP_S4# <16>
ENBKL
<23>
EAPD
<31>
NOVO#
<36>
SUSP# <10,37,49,51>
PBTN_OUT# <16>
NOVO#
SUSP#
PBTN_OUT#
R591 1
BATT_TEMP
+3VALW
2
100K_0402_1%@
7/23 Modify
BKOFF# <23>
RF_LED# <56,57>
PCH_APWROK <16>
SA_PGOOD <50>
+5VS
TP_CLK
FSTCHG <47>
CHARGE_LED0# <56,57>
CAPS_LED# <36>
PWR_LED# <36,56,57>
CHARGE_LED1# <56,57>
SYSON
<37,49>
VR_ON
<53>
ACIN
<16,47>
EC_RSMRST# <16>
EC_LID_OUT# <15>
EC_ON
<36,48>
BATT_SEL_EC <47>
6/19 Add BRDID
2 10K_0402_5%
SYS_PWROK_EC <16>
CE_EN_EC
@
2
1
CE_EN
<23>
0_0402_5% R746
ME_FLASH <14>
LID_SW#
LID_SW# <56,57>
FRD#SPI_SO
H_PECI_R
R695
8.2K_0402_5%
+3VALW
R593 1
USB_ON#
FRD#SPI_SO
FWR#SPI_SI
SPI_CLK
FSEL#SPICS#
BRDID
10/6 Modify
+5VALW
CHG_ON#
IREF
<47>
CHGVADJ <47>
FRD#SPI_SO
FWR#SPI_SI
SPI_CLK
FSEL#SPICS#
R588
10K_0402_5%
@
BRDID
100K_0402_1%
R694
ADP_I
<46,47>
IMVP_IMON <53>
Q102
Change footprint
20100814
EC_RTCX1
MP
PVT
DVT
EVT
9
22
33
96
111
125
PSCLK1/GPIO4A
PSDAT1/GPIO4B
PSCLK2/GPIO4C
PSDAT2/GPIO4D
TP_CLK/PSCLK3/GPIO4E
TP_DATA/PSDAT3/GPIO4F
XCLK1
XCLK0
C93
20P_0402_50V8
R740
100K_0402_5%
63
64
65
66
75
76
EC_MUTE#
PM_SLP_S3#/GPIO04
PM_SLP_S5#/GPIO07
EC_SMI#/GPIO08
LID_SW#/GPIO0A
SUSP#/GPIO0B
PBTN_OUT#/GPIO0C
GPIO
EC_PME#/GPIO0D
EC_THERM#/GPIO11
FAN_SPEED1/FANFB1/GPIO14
FANFB2/GPIO15
EC_TX/GPIO16
EC_RX/GPIO17
ON_OFF/GPIO18
PWR_LED#/GPIO19
NUMLED#/GPIO1A
<16>
EC_FAN_PWM
DAC_BRIG/DA0/GPIO3C
EN_DFAN1/DA1/GPIO3D
IREF/DA2/GPIO3E
DA3/GPIO3F
DA Output
KSI0/GPIO30
KSI1/GPIO31
KSI2/GPIO32
KSI3/GPIO33
KSI4/GPIO34
KSI5/GPIO35
KSI6/GPIO36
KSI7/GPIO37
KSO0/GPIO20
KSO1/GPIO21
KSO2/GPIO22
KSO3/GPIO23
KSO4/GPIO24
KSO5/GPIO25 Int. K/B
KSO6/GPIO26 Matrix
KSO7/GPIO27
KSO8/GPIO28
KSO9/GPIO29
KSO10/GPIO2A
KSO11/GPIO2B
KSO12/GPIO2C
KSO13/GPIO2D
KSO14/GPIO2E
KSO15/GPIO2F
KSO16/GPIO48
KSO17/GPIO49
GND
GND
GND
GND
GND
R605
10K_0402_5%
6
14
15
16
17
18
19
25
28
29
30
31
32
34
36
BATT_TEMP/AD0/GPIO38
BATT_OVP/AD1/GPIO39
ADP_I/AD2/GPIO3A
Input
AD3/GPIO3B
AD4/GPIO42
SELIO2#/AD5/GPIO43
<56,57>
<56,57>
<56,57> KSO[0..15]
55
56
57
58
59
60
61
62
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
81
82
V
V
V
+3VALW
KSO[0..15]
KSI0
KSI1
KSI2
KSI3
KSI4
KSI5
KSI6
KSI7
KSO0
KSO1
KSO2
KSO3
KSO4
KSO5
KSO6
KSO7
KSO8
KSO9
KSO10
KSO11
KSO12
KSO13
KSO14
KSO15
KSO16
KSO17
max
+3VS
VAD_BID
0 V
0.289
0.538
0.875
V
V
V
C661
0.1U_0402_16V4Z
EC_SCI#
BATT_LEN#
V
V
V
2
G
<19>
<46>
AD
CPU1.5V_S3_GATE <10>
BEEP#
<31>
PCH_DPWROK <16>
ACOFF
<45,47>
typ
V AD_BID
0 V
0.250
0.503
0.819
2
47K_0402_5%
PWM Output
PCICLK
PCIRST#/GPIO05
ECRST#
SCI#/GPIO0E
CLKRUN#/GPIO1D
CPU1.5V_S3_GATE
BEEP#
PCH_DPWROK
ACOFF
VAD_BID
0 V
8.2K +/- 5% 0.216
18K +/- 5%
0.436
33K +/- 5%
0.712
EC_RST#
EC_SCI#
BATT_LEN#
12
13
37
20
38
<18> CLK_PCI_LPC
<18,26,27> BUF_PLT_RST#
21
23
26
27
min
R695
0
1
R590
+3VALW
10_0402_5%
INVT_PWM/PWM1/GPIO0F
BEEP#/PWM2/GPIO10
FANPWM1/GPIO12
ACOFF/FANPWM2/GPIO13
11
24
35
94
113
2
1
2
1
@ C660 22P_0402_50V8J @ R589
GA20/GPIO00
KBRST#/GPIO01
SERIRQ#
LFRAME#
LAD3
LAD2
LAD1
LAD0 LPC & MISC
LPC_AD3
LPC_AD2
LPC_AD1
LPC_AD0
1
2
3
4
5
7
8
10
0
1
2
3
U31
AGND
KB_RST#
KB_RST#
69
GATEA20
<14>
SERIRQ
<14,26> LPC_FRAME#
<14,26> LPC_AD3
<14,26> LPC_AD2
<14,26> LPC_AD1
<14,26> LPC_AD0
<19>
<19>
100K +/- 5%
Board ID
ECAGND
Change to 0 ohm P/N
VCC
VCC
VCC
VCC
VCC
VCC
C658
1000P_0402_50V7K
C657
1000P_0402_50V7K
1
L45
C655
0.1U_0402_16V4Z
2 1 ECAGND 2
FBM-11-160808-601-T_0603
C662
0.1U_0402_16V4Z
C659
1000P_0402_50V7K
C654
0.1U_0402_16V4Z
+EC_AVCC
C656
0.1U_0402_16V4Z
C653
0.1U_0402_16V4Z
3.3V +/- 5%
Vcc
R694
+EC_AVCC
L44 1
2
+3VALW
FBM-11-160808-601-T_0603
C367
18P_0402_50V8J
2
@
8/23 change to reserved
Compal Secret Data
Issued Date
2010/07/12
Deciphered Date
2012/07/11
Title

BIOS & EC I/O Port

Custom
Date:
Rev
0.2
LA-6752P
Sheet
32
of
50
EC DEBUG PORT
D
JP3
+3VALW
<26,32> EC_RX_P80_CLK
EC_TX_P80_DATA
EC_RX_P80_CLK
1
2
3
4
1
2
3
4
ACES_85205-0400
ME@
Compal Secret Data
2010/07/12
Issued Date
Deciphered Date
2012/07/11
5
Title

KB /SW /LPC Debug Conn.
Size
B
Date:
Document Number
Rev
0.2
LA-6752P
Sheet
1
33
of
50
FOR EC 128KB SPI ROM

(150mil PACKAGE)
SA00003FL10
SA00003JD00
+3VALW
R619
20mils
C699
0.1U_0402_16V4Z
R617
10K_0402_5%
R619 @
0_0402_5%
1
2
SPI_SI_EC
2 15_0402_5%
SPI_CLK
FWR#SPI_SI
R620
SPI_CLK <32>
SPI_CLK_R
FWR#SPI_SI <32>
Colse to EC
1
@
C700
10P_0402_50V8J
2
EMI
FD1
1
FD2
1
FD3
1
FD4
1
H_3P8
H2
HOLEA
H3
HOLEA
H4
HOLEA
H1
HOLEA
H_3P3
H_3P0x4P5N
H6
HOLEA
H_3P0N
H5
HOLEA
H16
HOLEA
H_6P0
H17
HOLEA
H10
HOLEA
H9
HOLEA
H15
HOLEA
H_2P8
2010/07/12
Deciphered Date
2012/07/11
Title
H8
HOLEA
H7
HOLEA
H13
HOLEA
Compal Secret Data
Issued Date
H11
HOLEA
H12
HOLEA
MX25L2005CMI-12G SOP
HOLD#
SPI_CLK_R
8
7
6
5
VCC
HOLD#
CLK
DIO
CS#
DO
WP#
GND
1
2
3
4
FSEL#SPICS#
SPI_SO
2 15_0402_5%
R618 1
FRD#SPI_SO
<32> FRD#SPI_SO
U33
<32> FSEL#SPICS#
S SUPPRE_ KC FBMA-10-100505-101T 0402
8/27 R619 change to Bead

LED/EC SPI ROM
Size
B
Date:
Document Number
Rev
0.2
LA-6752P
Sheet
34
of
50

1
WCM-2012-900T_4P
GND
IN
IN
EN
OUT
OUT
OUT
OC#
E-SATA COMBO
RIGHT USB PORT
USB_OC1# <18>
Low Active
USB20_N3_C
USB20_P3
1
L64
USB20_P3_C
<14> SATA_ITX_DRX_P4
<14> SATA_ITX_DRX_N4
C706
220U_6.3V_M
1
2
3
4
VCC
DD+
GND
5
6
7
8
GND1
GND2
GND3
GND4
SUYIN_020173GR004M58BZL
ME@
W=80mils
8/27 change to @
C705
470P_0402_50V7K
SATA_DTX_C_IRX_N4 0.01U_0402_16V7K 2
SATA_DTX_C_IRX_P4
2
0.01U_0402_16V7K
SATA_ITX_DRX_P4
SATA_ITX_DRX_N4
ESATA@
1 C707 SATA_DTX_IRX_N4
1 C708 SATA_DTX_IRX_P4
ESATA@
0_0402_5%
@
USB20_N3 2 R865
1USB20_N3_C
USB20_P3 2
@
1USB20_P3_C
0_0402_5% R864
<18> USB20_N3
<18> USB20_P3
BT MODULE CONN
1 R632
2
100K_0402_5%
BT@
C709
0_0402_5%
ESATA@
C735
0.1U_0402_16V4Z
2 @
R627
R628
1 ESATA@2
1
2
ESATA@
1 ESATA@2
1
2
ESATA@
R629
R630
0_0402_5% SATA_ITX_DRX_P4_R
0_0402_5% SATA_ITX_DRX_N4_R
ESATA_DET#_CONN
0_0402_5% SATA_DTX_IRX_N4_R
0_0402_5% SATA_DTX_IRX_P4_R
JESAT1
1
2
3
4
VBUS
DD+
GND
5
6
7
8
9
10
11
GND
A+
AGND
BB+
GND
USB
A+ = RXP
A- = RXN
USB
ESATA
SHIELD
SHIELD
SHIELD
SHIELD
12
13
14
15
2 R866
2 R867
ESATA_DET#_CONN
B- = TXN
B+ = TXP
0_0402_5%
0.1U_0402_16V4Z
7/31 Add
+3VS
+3VS
BT@
USB20_P13
USB20_N13
BT_ACTIVE
USB20_P13
USB20_N13
BTON_LED
BT_ACTIVE
1
2
3
4
5
6
1
2
3
4
5 G1
6 G2
EN
SATA_ITX_DRX_P4
SATA_ITX_DRX_N4
1
2
RX_0P
RX_0N
VCC
VCC
VCC
VCC
SATA_DTX_IRX_P4
SATA_DTX_IRX_N4
5
4
TX_1P
TX_1N
D0
D1
3
13
17
18
19
21
ACES_87213-0600G
ME@
GND
GND
GND
GND
GND
PAD
R635
4.7K_0402_5%
@
6
10
16
20
9
8
TX_0P
TX_0N
15
14
SATA_ITX_DRX_P4_R
SATA_ITX_DRX_N4_R
RX_1N
RX_1P
12
11
SATA_DTX_IRX_N4_R
SATA_DTX_IRX_P4_R
R636
0_0402_5%
@
R637
0_0402_5%
@
SN75LVCP412RTJR_QFN20_4X4
@
Issued Date
Compal Secret Data
2010/07/12
Deciphered Date
2012/07/11
Title
A
R634
4.7K_0402_5%
@
U35
7
8
C711
0.01U_0402_16V7K
1 @
0.1U_0402_16V4Z
C712
BT@
JBT1
Q105
@
<18>
<18>
IN 2
<26>
C710
0.1U_0402_16V4Z
2 @
GND
OUT
<56,57> BT_LED#
30mils
+3VS
BT@
Q103
3
1
BT@
Change footprint
Q104
20100814
AP2301GN-HF_SOT23-3
R633
4.7K_0402_5%
IN
+3VS_BT
GND
2
BT_OFF#
USB20_N2_C
USB20_P2_C
FOX_3Q38111-RB1C3-7HC
OUT
0_0402_5%
<19>
JUSB2
2 R862 @1 0_0402_5%
2 R863 @1 0_0402_5%
R877
USB20_P2_C
D21
@
<19> ESATA_DET#
R631
100K_0402_5%
1
@
8/27 change to @
+USB_VCCC
1
BT@
C702
470P_0402_50V7K
<14> SATA_DTX_C_IRX_N4
<14> SATA_DTX_C_IRX_P4
PJDLC05_SOT23-3
USB20_N3
+5VALW
USB20_N2
USB20_P2
<18> USB20_N2
<18> USB20_P2
WCM-2012-900T_4P
D22
@
1
L63
+USB_VCCC
C704
@ 1000P_0402_50V7K
USB20_P3_C
2
USB20_N3_C
USB20_P2
ESATA and USB Conn.
APL3510BKI_SO8
2
USB20_N2_C
C703 0.1U_0402_16V4Z
2
1
<30,32,56,57> USB_ON#
8
7
6
5
W=80mils
1
2
3
USB_ON# 4
PJDLC05_SOT23-3
+5VALW
U34
Left USB Conn.

+USB_VCCC
+USB_VCCC
(220uF_6.3V_5.9L_ESR17m)*2=(SF000001500)
USB20_N2
USB ports/BT/E-SATA
Custom
Date:
Rev
0.2
LA-6752P
Sheet
E
35
of
50
ON/OFF switchSW 3
3
Power Bottom Board Conn. 8pin

SMT1-05_4P
6
5
TOP Side
+3VALW
J11
+5VALW
SHORT PADS
Bottom Side
1
ON/OFFBTN#
JPW RB1
R638
100K_0402_5%
D23
ON/OFF#
51_ON#
ON/OFF# <32>
1
2
3
4
5
6
7
8
<32> NUM_LED#
<32> CAPS_LED#
<32,56,57> PW R_LED#
51_ON# <45>
NOVO_BTN#
ON/OFFBTN#
DAN202UT106_SC70-3
9
10
EC_ON
JCR1
ACES_88058-080N
+3VS
Change footprint
20100814
R639
10K_0402_5%
1
2
3
ON/OFFBTN#
2
NOVO#
51_ON#
4
1
L67
3
2
USB20_N11_C
USB20_P11_C
ACES_88058-120N
D26
NOVO#
USB20_P11 1
D24
PJSOT24C 3P C/A SOT-23
@
R642
100K_0402_5%
<32>
W CM-2012-900T_4P
USB20_N11 4
1
2
3
4
5
6
7
8
9
10
11
12
GND
GND
NOVO_BTN#
EXT_MIC_L
EXT_MIC_R
MIC_JD
0_0402_5%
USB20_P11 2 R871
1
USB20_N11 2 R870
1
0_0402_5%
<18> USB20_P11
<18> USB20_N11
ME@
+3VALW
1
2
3
4
5
6
7
8
USB20_P11_C 9
USB20_N11_C10
11
12
13
14
<31> EXT_MIC_L
<31> EXT_MIC_R
<31> MIC_JD
2N7002H_SOT23-3
Q106
HP_OUTL
HP_OUTR
PLUG_IN
<31> HP_OUTL
<31> HP_OUTR
<31> PLUG_IN
GND
GND
2
G
2
EC_ON
Card Reader/Audio Jack SB CONN
<32,48>
1
2
3
4
5
6
7
8
C635
1000P_0603_50V7K
Power Button
2
1
NOVO_BTN#
3
DAN202UT106_SC70-3
EMI REQUEST 1ST = SCA00000E00

2ST = SCA00000R00
Issued Date
Compal Secret Data
2010/07/12
Deciphered Date
2012/07/11
Title
other IO connector
Size
Document Number
Custom
Rev
0.2
LA-6751P
Sheet
36
of
50
Change footprint
20100814
+5VALW TO +5VS
+1.5V to +1.5VS
Change footprint
20100814
+3VALW TO +3VS
+1.5V
2
R645
470_0603_5%
@
C717
10U_0805_10V4Z
2
Q111
2N7002H_SOT23-3 @
Change footprint
20100814
2
G
SUSP
100K_0402_5%
R648
C727
0.1U_0603_25V7K
2 R651
1.5VS_GATE
1
1
0_0402_5%
SUSP# 2
G
3
R650
0_0402_5%
2N7002H_SOT23-3
Q109
Change footprint @
20100814
2 SUSP
G
Change footprint
20100814
R643
470_0603_5%
@
+3VALW
2
D
2
G
1
SUSP
C718
C719
10U_0805_10V4Z
1U_0603_10V4Z
AP2301GN-HF_SOT23-3
2
2
2
C725
1U_0603_10V4Z
2N7002H_SOT23-3
Q108
@
C726
0.1U_0603_25V7K
1
Q8
1 2
C724
10U_0805_10V4Z
2
2
Q110
2N7002H_SOT23-3
Change footprint
20100814
R647
47K_0402_5%
15VS_GATE_R
10K_0402_5%
+VSB
2 SUSP
G
Change footprint
20100814
5VS_GATE2 R649
D
2
G
2N7002H_SOT23-3
Q107
@
R646
20K_0402_5%
+VSB
SUSP
R644
470_0603_5%
@
3
1
1 2
+3VALW
U39
+3VS
8
1
7
2
1
6
3
C723
5
10U_0805_10V4Z
2
U38
+5VALW
+5VS
8
1
7
2
1
1
1
6
3
C720
C721
C722
5
10U_0805_10V4Z
10U_0805_10V4Z
1U_0603_10V4Z
2
2
2
Change footprint
20100814
+1.5VS
C728
C729
0.1U_0603_25V7K
Q112
2
2N7002H_SOT23-3 2
Change footprint
0.1U_0603_25V7K
20100814
+RTCVCC
+5VALW
1
<10,32,49,51> SUSP#
IN
SYSON
SYSON
IN
2N7002H_SOT23-3
<32,49>
2
1
OUT
2 SUSP
G
2N7002H_SOT23-3
Change footprint
20100814
GND
Q116
@
SYSON#
Q119
@
SUSP
@
R654
100K_0402_5%
OUT
1 2
Q117
D
2
G
<6,10,51> SUSP
R659
470_0603_5%
@
SUSP
GND
2N7002H_SOT23-3
Q115
Change footprint
20100814
D
2 SYSON#
G
Change footprint
20100814
@
R653
100K_0402_5%
R652
100K_0402_5%
1
R658
22_0603_5%
D
2 SUSP
Q114
G
Change footprint @
20100814
2N7002H_SOT23-3
+1.05VS
1 2
R656
470_0603_5%
@
Q113
@
+0.75VS
D
3
1 2
R655
470_0603_5%
@
1 2
+1.5V
+5VALW
+1.8VS
For Intel S3 Power Reduction.
2010/07/12
Issued Date
Compal Secret Data
Deciphered Date
2012/07/11
A
Title
DC Interface
Custom
Date:
Rev
0.2
LA-6752P
Sheet

E
37
of
50
VIN
DC030006J00
PF101
7A_24VDC_429007.WRML
APDIN
1
2 APDIN1
Precharge detector
15.97V/14.84V FOR
ADAPTOR
PL101
SMB3025500YA_2P
1
2
PreCHG
PR102
@ 1K_1206_5%
1
2
PD102
2
3
1
2
B+
PR112
@ 2.2M_0402_5%
2
1
2
1
PR113
499K_0402_1%
ACIN
Precharge detector
Min.
typ.
Max.
L-->H 14.991V 15.381V 15.782V
H-->L 13.860V 14.247V 14.621V
2010/01/25
2010/12/31
Deciphered Date
1
2
PC110
@ 0.01U_0402_25V7K
PACIN
+5VALWP
3
BATT ONLY
Precharge detector
Min.
typ.
Max.
L-->H 7.196V 7.349V 7.505V
H-->L 6.138V 6.214V 6.056V
5
2
G
Compal Secret Data
Issued Date
PR116
@ 499K_0402_1%
2
1
1
PR115
205K_0402_1%
PR121
@ 66.5K_0402_1%
1
2
6251VREF
PR120
<47>
@ 47K_0402_5%
2
1
PQ106
PD106
RB751V-40_SOD323-2
PRG++ 2
PC107
2
1
@0.01U_0402_25V7K
8
P
PR119
@ 34K_0402_1%
2
1
+3VLP
@ DTC115EUA_SC70-3
ML1220T13RE
45@
PQ105
@2N7002W-T/R7_SOT323-3
+CHGRTC
PR118
560_0603_5%
1
2
PR117
560_0603_5%
1
2
ACON
PU101A
LM393DG_SO8
PC109
@ 1000P_0402_50V7K
+RTCBATT
<47>
+RTCBATT
PD105
@ RB715F_SOT323-3
2
1
3
VS
PC106
0.1U_0603_25V7K
PR114
@ 100K_0402_1%
2
1
PC108
@ 0.1U_0603_25V7K
2
1
@ RB715F_SOT323-3
VS
<46,48> MAINPWON
JRTC1
VL
1 2
1
3
<48> +5VALWP
51_ON#
PR110
68_1206_5%
1
<36>
PR111
22K_0402_5%
1
2
PR101
100K_0402_5%
PC105
0.22U_0603_25V7K
2
1
N1
<32,47> ACOFF
PQ101
TP0610K-T1-E3_SOT23-3
PR109
68_1206_5%
C
2
1
PD104
PD101
LL4148_LL34-2
2
1
BATT+
@
PQ103
@ DDTC115EUA-7-F_SOT323-3
PQ104
@ DDTC115EUA-7-F_SOT323-3
PR107
@ 1K_1206_5%
1
2
PD103
LL4148_LL34-2
PR108
@ 100K_0402_1%
PR104
@ 1K_1206_5%
1
2
VIN
LL4148_LL34-2
@
PR103
@ 1K_1206_5%
1
2
PR106
100K_0402_1%
2
1
VIN
PQ102
@ TP0610K-T1-E3_SOT23-3
PR105
100K_0402_1%
2
1
1
2
PC104
1000P_0402_50V7K
1
2
PC103
100P_0402_50V8J
@ 4602-Q04C-09R 4P P2.5
JDCIN1
PC102
100P_0402_50V8J
PC101
1000P_0402_50V7K
Title

PWR DCIN / Vin Detector /Pre-charge

Custom
Rev
0.1
PIWG1/G2(LA-6759P/LA-675AP)
Date:
Sheet
1
45
of
54
VMB2
1
2
3
4
5
6
7
8
9
PH201 under CPU botten side :

CPU thermal protection at 92 degree C
Recovery at 56 degree C
PL201
SMB3025500YA_2P
1
2
BATT+
D
1
2
PC201
1000P_0402_50V7K
PC202
0.01U_0402_25V7K
VL
ADP_I
<32,47>
A/D
3.48K_0402_1%
PR222
1
OT1 TMSNS2
OT2 RHYST2
8
7
PR206
9.76K_0402_1%
6
5
G718TM1U_SOT23-8
PR223
@ 0_0402_5%
GND RHYST1
2
G
S
PR205
@ 100K_0402_1%
VCC TMSNS1
BATT_TEMP <32>
PR204
21.5K_0402_1%
PH201
100K_0402_1%_TSM0B104F4251RZ
2
1
2
PR209
10K_0402_5%
PR221
100K_0402_1%
1
+3VALW
PQ204
1
2
PR207
6.49K_0402_1%
PU201
1
2N7002KW_SOT323-3
EC_SMB_DA1 <32>
EC_SMB_CK1 <32>
<32,53> VR_HOT#
PR203
@ 10K_0402_1%
VL
1
2
PR208
43.2K_0402_1%
PC203
0.1U_0603_25V7K
VL
1
MAINPWON <45,48>
PH202
100K_0402_1%
TYCO_1775789-1
@
2
1
PR202
100_0402_1%
EC_SMCA
EC_SMDA
2
1
PR201
100_0402_1%
1
2
3
4
5
6
7
GND
GND
VMB
PF201
12A_65V_451012MRL
1
2
JBATT1
D
2
1
S
2
G
B+
6251VREF
PQ205
D 2N7002KW_SOT323-3
VL
2
G
+VSBP
B
PC206
0.1U_0603_25V7K
2
1
PR220
1K_0402_5%
2
D
PQ203
2N7002W-T/R7_SOT323-3
2
G
3
SPOK
<48>
PR219
100K_0402_1%
PC207
1U_0402_6.3V6K
<32> BATT_LEN#
PR218
22K_0402_1%
1
2
PR217
10K_0402_1%
PU101B
LM393DG_SO8
O
-
PC205
0.22U_0603_25V7K
PQ202
TP0610K-T1-E3_SOT23-3
2
1
PR216
100K_0402_1%
BATT_OUT <47>
PQ201
D 2N7002KW_SOT323-3
PR211
10K_0402_1%
PR215
232K_0402_1%
+3VS
PR214
10K_0402_1%
1
2
+3VALW
PR210
100K_0402_1%
PR213
5.1M_0402_5%
1
PR212
649K_0402_1%
VMB2
PC204
0.01U_0402_25V7K
VS
PJ201
@ JUMP_43X39
1 1
2 2
+VSBP
+VSB
Compal Secret Data
Issued Date
2010/01/25
2010/12/31
Deciphered Date
5
Title

PWR-BATTERY CONN/OTP

Custom
Rev
0.1
Date:
Sheet
1
46
of
54
P3
P2
CSOP
21
6251_ICOMP
ICOMP
CSIN
20
6251_VCOMP
VCOMP
CSIP
19
ICM
PHASE
18
200K_0402_1%
2
PR309
1
2200P_0402_50V7K
1
3
PC310
0.1U_0603_25V7K
2
1
PR324
0.02_1206_1%
CHG
1
4
BATT+
VDDP
15
VADJ
LGATE
14
GND
PGND
13
PC316
0.1U_0603_25V7K
BST_CHGA 2
1
DL_CHG
PD304
RB751V-40TE17_SOD323-2
6251_VDDP
6251_VDD
PR331
4.7_0402_5%
PC321
4.7U_0805_6.3V6K
PC318
10U_0805_25V6K
2
1
ACLIM
PR328
0_0603_5%
BST_CHG 1
PC323
10U_0805_25V6K
2
1
16
PC317
10U_0805_25V6K
2
1
BOOT
PR326
4.7_1206_5%
CHLIM
DH_CHG
16251_SN
2
10
12
17
PQ313
AO4466L_SO8
6251_VADJ
11
UGATE
PR333
15.4K_0402_1%
1
2
<32> CHGVADJ
PL301
10U_LF919AS-100M-P3_4.5A_20%
ISL6251AHAZ-T_QSOP24
Connect to EC A/D Pin.
2
G
2N7002W -T/R7_SOT323-3
2 PACIN
G
5
6
7
8
VREF
6251VREF
PR332
2.2K_0402_1%
PR330
100K_0402_1%
1
2
6251VREF
PC315
6251_CHLIM
0.1U_0402_16V7K
PR329
21K_0402_1%
1
2 6251_ACLIM
CSOP
ACPRN
PQ311
@2N7002W-T/R7_SOT323-3
CELLS
3
2
1
CELLS
CSON
PC320
680P_0603_50V7K
IREF
1DISCHG_G-1
1
6251_CSON
PC311
0.047U_0402_16V7K
6251_CSOP 1
2
PR318
20_0402_5%
6251_CSIN
2
1
PC313
PR320
0.1U_0402_16V7K
20_0402_5%
6251_CSIP
1
2
PR322
2_0402_5%
LX_CHG
22
CSON
PQ309
EN
@ 100K_0402_5%
PC322
2
1
6251_EN
<48>
PR317
20_0402_5%
1
2
PR316
1
ACPRN
23
PQ310
AO4466L_SO8
ACSET ACPRN
<32>
PR327
154K_0402_1%
2
1
PD303
1SS355_SOD323-2
1
2
5
6
7
8
2
1
PQ314
2
G
<46> BATT_OUT
2N7002KW_SOT323-3
PR343
0_0402_5%
ADP_I
ACSETIN
<32,46>
PC309
0.1U_0603_25V7K
6251_DCIN
2
1
2ACOFF-1 2
PR325
10K_0402_5%
10K_0402_1%
2
24
1
26251_ICM
PR323
100_0402_1%
ACOFF
PC314
PR321
1
26251_VCOMP-1
1
DCIN
0.01U_0402_25V7K
<32,45>
6800P_0402_25V7K
2
PQ306
DTC115EUA_SC70-3
2
VDD
PQ312
DTC115EUA_SC70-3
PC319
0.01U_0402_25V7K
2
1
ACON
<45>
PC312
1
VIN
PR308
10K_0402_1%
PC307
1000P_0402_25V8J
PQ307B
2N7002KDW -2N_SOT363-6
ACSETIN
PR319
47K_0402_1%
1
2
PACIN
PACIN
<45>
2
1 1
1
PR315
2
P2-2
PU301
BATT_OUT <46>
1
12
1
2
2
G
PQ308
2N7002KW _SOT323-3
PR312
14.3K_0402_1%
PR305
47K_0402_1%
1
2
BATT_ON
PR314
150K_0402_1%
PR313
10K_0402_1%
D
PR311
10_1206_5%
DISCHG_G
<32> FSTCHG
6
PQ307A
2N7002KDW -2N_SOT363-6
PD301
RB751V-40_SOD323-2
6251_VDD
PR310
0_0402_5%
FSTCHG
2
1
2
PQ317A
@ 2N7002KDW -2N_SOT363-6
PC308
2.2U_0603_6.3V6K
1
2
P2-1
PQ305
DTC115EUA_SC70-3
100K_0402_1%
1
BATT_ON
PR307
@ 191K_0402_1%
BATT_OUT <46>
PreCHG
191K_0402_1%
VIN
8
7
6
5
PD302
1SS355_SOD323-2
1
2ACOFF-1
PQ317B
@ 2N7002KDW -2N_SOT363-6
PC306
2200P_0402_50V7K
CSIN
CSIP
1
2
6
PR303
@ 47K_0402_1%
PQ303
AO4407A_SO8
1
2
3
3
2
1
CHG_B+
PC305
4.7U_0805_25V6-K
1
2
PC304
4.7U_0805_25V6-K
1
2
PC303
4.7U_0805_25V6-K
1
2
VIN
PC301
0.1U_0603_25V7K
2
1
PR304
200K_0402_1%
1
PR301
47K_0402_5%
2
DTA144EUA_SC70-3
PC325
1
2
PL302
1.2UH_1231AS-H-1R2N=P3_2.9A_30%
5600P_0402_50V7K
PQ304
PR302
0.02_1206_1%
8
7
6
5
PC324
@ 10U_0805_25V6K
2
1
1
2
3
1
2
3
8
7
6
5
PC302
@ 0.1U_0603_25V7K
VIN
65W:0.020
90W:0.015
PQ302
SI4459_SO8
PR306
PQ301
AO4407A_SO8
B+
PR334
31.6K_0402_1%
<48>
VCHLIM need over 95mV
ACPRN
DTC115EUA_SC70-3
1
3
2
1
PR341
@ 0_0402_5%
<32> BATT_SEL_EC
14.3K_0402_1%
PQ315A
@ 2N7002KDW -2N_SOT363-6
PQ316
1
PR340
0_0402_5%
PR342
2
CELLS
PACIN
IREF=0.254V~3.048V
<16,32>
IREF=1.016*Icharge
PR335
PR336
@ 100K_0402_1%@ 100K_0402_1%
ACIN
CC=0.25A~3A
PR338
10K_0402_1%
PR337
47K_0402_1%
CP mode for 90W adapter

Vaclim=2.39*(3.9K/(3.9K+16.9K))=0.478V
Iinput=(1/0.015)((0.05*Vaclim)/2.39+0.05)
where Vaclim=0.478V, Iinput=4A
PR339
10K_0402_1%
1
2
3cell : GND
4cell : VDD
6251_VDD
3.2935V
4.35V
6251_VDD
1.882V
0V
4.2V
6251_VDD
4V
CP mode for 65W adapter

Vaclim=2.39*(2.2K/(2.2K+21K))=0.2515V
Iinput=(1/0.02)((0.05*Vaclim)/2.39+0.05)
where Vaclim=0.2515V, Iinput=2.76A
CHGVADJ
Vcell
1 2
CHGVADJ=(Vcell-4)/0.10627
PQ315B
@ 2N7002KDW -2N_SOT363-6
2010/01/13
Issued Date
Compal Secret Data
2011/01/13
Deciphered Date
Title
CHARGER
Size
Document Number
Rev
0.2
Date:
Sheet
1
47
of
54
Note:
Use TPS51125 IC can remove RTC refernece LDO
Use TPS51427 IC must keep RTC refernece LDO
2VREF_8205
PJ401
+3VALW P
+3VALW
PC402
1U_0603_10V6K
@ JUMP_43X118
PJ402
+5VALW P
RT8205_B+
PJ403
PR404
20K_0402_1%
1
2
+5VALW
RT8205_B+
PR408 PC413
0_0603_5% 0.1U_0603_25V7K
BST_5V 1
2 1
2
UG_3V
10
UGATE2
UGATE1
21
UG_5V
LX_3V
11
PHASE2
PHASE1
20
LX_5V
LG_3V
12
LGATE2
LGATE1
19
LG_5V
2
PC420
0.1U_0603_25V7K
2VREF_8205
4
PC419
4.7U_0805_10V6K
+5VALWP
6.3V M V LESR15M VL H5.9
1
2
1
RT8205_B+
Typ: 175mA
PC416
1
2
3
2
1
PC418
1U_0603_10V6K
2
1
VL
PQ405B
2N7002KDW -2N_SOT363-6
AO4712_SO8
PQ404
1
2
ENTRIP2
PR410
4.7_1206_5%
5
6
7
8
RT8205EGQW _W QFN24_4X4
PC417
680P_0603_50V7K
NC
PL402
4.7UH_FMJ-0630T-4R7 HF_5.5A_20%
1
2
18
VIN
VREG5
17
16
GND
EN
3
2
1
22
13
5
6
7
8
PC411
0.1U_0603_25V7K
2
1
PC410
2200P_0402_50V7K
2
1
PC409
4.7U_0805_25V6-K
2
1
2
FB1
REF
FB2
PC408
4.7U_0805_25V6-K
2
1
ENTRIP1
ENTRIP2
23
BOOT1
SKIPSEL
8
7
6
5
PGOOD
BOOT2
B+
PR414
0_0402_5%
2
1
<46>
VREG3
PR412
499K_0402_1%
1
2
ENTRIP1
<45,46> MAINPWON
SPOK
PQ405A
2N7002KDW -2N_SOT363-6
24
VFB=2.0V
PQ402
AO4466L_SO8
4
VO1
BST_3V
PR411 @
0_0402_5%
MAINPW ON 2
1
PR413
100K_0402_1%
PR409
PQ403
AO4712_SO8
1
2
3
680P_0603_50V7K
2
1
PC414
PC415
6.3V M V LESR15M VL H5.9
+3VALWP
4.7_1206_5%
2
1
PL401
4.7UH_FMJ-0630T-4R7 HF_5.5A_20%
1
2
VO2
15
1
2
3
PR407
2 1
2
0_0603_5%
PC412
0.1U_0603_25V7K
PR406
154K_0402_1%
2
ENTRIP1
TONSEL
P PAD
ENTRIP2
25
14
AO4466L_SO8
PU401
PQ401
PR405
110K_0402_1%
1
2
PC407
4.7U_0805_10V6K
8
7
6
5
PC406
2200P_0402_50V7K
2
1
PR403
20K_0402_1%
1
2
+3VLP
PC405
4.7U_0805_25V6-K
2
1
@ JUMP_43X118
PC404
4.7U_0805_25V6-K
2
1
PR402
30K_0402_1%
1
2
Typ: 175mA
PC403
0.1U_0603_25V7K
2
1
PC401
0.1U_0603_25V7K
2
1
B+
PR401
13K_0402_1%
1
2
JUMP_43X118
+3.3VALWP OCP(min)=5.81A
+5VALWP OCP(min)=8.44A
PR415
100K_0402_1%
2
1
Compal Secret Data
2010/01/25
Issued Date
PQ408
DTC115EUA_SC70-3
PQ407
DTC115EUA_SC70-3
PR416
100K_0402_1%
PC421
2.2U_0603_10V7K
EC_ON
VS
<32,36>
2
G
2
1
PR417
40.2K_0402_1%
PR418
200K_0402_1%
2
1
PQ406
2N7002W-T/R7_SOT323-3
ACPRN
>
VL
Deciphered Date
2010/12/31
4
Title

3VALWP/5VALWP
Size
Document Number
Custom
Rev
0.1
Date:
Sheet
1
48
of
54
PJ505
PR501
0_0402_5%
1
2
B+
@ PC504
680P_0402_50V7K
JUMP_43X118
1
4
RT8209BGQW _W QFN14_3P5X3P5
PC510
4.7U_0603_6.3V6K
PC507
4.7U_0805_10V6K
PR509
1
PC506
220U_6.3V_M
2
2
DL_1.5V
LGATE
PC508
1000P_0603_50V7K
PGOOD
VDDP
10
PQ502
AO4456_SO8
+5VALW
+1.5VP
PR506
4.7_1206_5%
LX_1.5V
11
5
6
7
8
15
NC
14
12
CS
FB
PGND
@ PC509
47P_0402_50V8J
1
2
PHASE
VFB=0.75V
3
2
1
VDD
PL502
1UH_PCMC063T-1R0MN_11A_20%
1
2
UGATE
DH_1.5V
VOUT
13
PR504
PC505
0_0603_5%
0.1U_0603_25V7K
1
2BST_1.5V-1 1
2
PR508
9.76K_0402_1%
TON
BST_1.5V
BOOT
PR507
100_0603_5%
1
2
EN/DEM
PC501 @
.1U_0402_16V7K
+5VALW
PU501
GND
PR505
47K_0402_5%
3
2
1
<32,37> SYSON
PC503
4.7U_0805_25V6-K
2
1
PQ501
AO4406AL 1N SO8
PR503
267K_0402_1%
1
2
PC502
4.7U_0805_25V6-K
2
1
5
6
7
8
2
@
1.5_51117_B+
+1.5VP OCP(min)=15.6A
2
1.8VSP max current=4A
10K_0402_1%
PR510
10K_0402_1%
PJ501
2
JUMP_43X118
PJ502
+1.5VP
+1.5V
1
JUMP_43X118
1
2
+1.8VS
JUMP_43X118
PC515
22U_0805_6.3VAM
2
SY8033BDBC_DFN10_3X3
FB=0.6Volt
PR512
30K_0402_1%
2
@
FB_1.8V
PR514
1M_0402_5%
PC514
22U_0805_6.3VAM
NC
TP
100K_0402_1%
EN_1.8V
11
PR513
1
PC516
0.1U_0402_10V7K
<10,32,37,51> SUSP#
FB
PJ504
+1.8VSP
+1.8VSP
PC512
68P_0402_50V8J
2
1
EN
LX
LX_1.8V
SVIN
PVIN
PC511
22U_0805_6.3VAM
LX
1 2
JUMP_43X118
PVIN
PC513
PR511
680P_0603_50V7K 4.7_1206_5%
10
NC
PG
PL503
1UH_PCMC063T-1R0MN_11A_20%
1
2
PU502
PJ503
+5VALW
PR515
14.7K_0402_1%
Compal Secret Data
Issued Date
2010/01/25
Deciphered Date
2010/12/31
A
Title

PWR-+1.5VP/+1.8VSP

Custom
Rev
0.1
Date:

D
Sheet
49
of
54
B+
@ PJ601
1
2
JUMP_43X118
PC603
4.7U_0805_25V6-K
1
2
5
6
7
8
PR602
280K_0402_1%
1
2
PQ601
AO4466L_SO8
PC602
4.7U_0805_25V6-K
51117_VCCSAP_B+
BST_VCCSAP
VFB=0.75V
0_0402_5%
PR611
2
1
<32>
PC607
4.7U_0805_10V6K
PJ602
PR607
0_0402_5%
RT8209BGQW_WQFN14_3P5X3P5
SA_PGOOD
2
1
LG_VCCSAP
PC605
220U_6.3V_M
PC606
470P_0603_50V8J
+VCCSAP
PR608
1
0_0402_5%
LGATE
VDDP
PGOOD
PR610
13K_0402_1%
FB
PQ602
AO4712_SO8
10
PR605
4.7_1206_5%
+5VALW
11
1
2
PR609
10K_0402_5%
1
2
PC608
4.7U_0603_6.3V6K
+3VS
CS
PGND
PR606
100_0603_1%
1
2
+5VALW
VDD
GND
+VCCSAP
LX_VCCSAP
PHASE
UG_VCCSAP
12
VSSSA_SENSE
2
@
<10>
+VCCSA
JUMP_43X118
3
2
1
VOUT
13
BOOT
UGATE
PL601
2.2UH_PCMC063T-2R2MN_8A_20%
1
2
5
6
7
8
14
TON
PC604
0.1U_0603_25V7K
BST_VCCSAP-1
1
2
PR603
0_0603_5%
1
2
2
PC601
@ 0.1U_0402_16V7K
NC
EN/DEM
PU601
@ PR604
47K_0402_5%
15
EN_VCCSAP
PR601
0_0402_5%
1
2
<51> VCCPPWRGOOD
3
2
1
+VCCSAP OCP(min)=6.28A
PR612
2K_0402_1%
1
2
PR613
1
VCCSA_SENSE
<10>
10_0402_5%
B
PR616
10K_0402_5%
2
3
PMBT2222A_SOT23-3
1
PR617
10K_0402_5%
2
1
PQ603
2N7002W-T/R7_SOT323-3
2
G
PQ604
PR615
15K_0402_1%
PR614
30K_0402_1%
+3VS
PR619
0_0402_5%
2
1
PR618 @
100K_0402_5%
VCCSA_SEL
<10>
PR620
@ 10K_0402_5%
2
2
PC609
@ 4700P_0402_25V7K
VID[0]
0
0
1
1
VID[1]
0
1
1
1
VCCSA Vout
0.9 V
0.8 V
0.725V
0.675V
Require on 2011/ 2012 Required

Yes/Yes
Yes/Yes
No/Yes
No/Yes
Note:Use VCCSA_SEL to switch High & Low Level for VID[1]

(ie. VCCSA_SEL) due to the VID[0] is don't care for this setting.
Compal Secret Data
Issued Date
2010/01/25
Deciphered Date
2010/12/31
Title
PWR +VCCSAP
Size
C
Date:

Document Number
Sheet
1
50
of
54
Rev
0.1
PJ701
JUMP_43X118
@
PU701
VREF
NC
VOUT
NC
TP
+3VALW
PJ702
+0.75VSP
+0.75VS
1U_0603_10V6K
PJ703
JUMP_43X118
PJ704
2 2
1 1
+0.75VSP
+1.05VS_VCCPP
PC716
10U_0603_6.3V6M
JUMP_43X118
PC702
NC
PR703
PC705
10U_0603_6.3V6M
2
1
PC703
0.1U_0402_16V7K
2
1
2
G
1K_0402_1%
VCNTL
GND
G2992F1U_SO8
PC704
0.1U_0402_16V7K
<6,10,37> SUSP
VIN
PR701
1K_0402_1%
PQ701
2N7002W -T/R7_SOT323-3
PR702
20K_0402_1%
1
2
PC701
4.7U_0805_6.3V6K
+1.5V
+1.05VS
JUMP_43X118
+1.05VS_VCCPP OCP(min)=20.75A
PR705
120K_0402_1%
1
2
B+
2
B+
@ PC708
1
680P_0402_50V7K
+
B+
1
+
PC718
68U_25V_M
JUMP_43X118
RT8209BGQW _W QFN14_3P5X3P5
PC714
4.7U_0805_10V6K
2
PR708
0_0603_5%
PC711
330U_X_2VM_R6M
PGND
DL_1.05VS_VCCP
LGATE
1 2
10
+1.05VS_VCCPP
PR707
4.7_1206_5%
PQ703
AO4456_SO8
+5VALW
PC712
1000P_0603_50V7K
VDDP
VFB=0.75V
3
2
1
14
15
NC
BOOT
11
CS
5
6
7
8
PGOOD
LX_1.05VS_VCCP
3
2
1
PHASE
12
PL702
1.0UH +-20% PCMC104T-1R0MN 20A
FB
13
PC710
0.1U_0603_25V7K
1
2
UGATE
DH_1.05VS_VCCP
VDD
PR706
0_0603_5%
BST_1.05VS_VCCP
1
2
PR710
13.7K_0402_1%
VOUT
@ PC715
47P_0402_50V8J
1
2
PC713
4.7U_0603_6.3V6K
PR709
100_0603_5%
1
2
TON
EN/DEM
PU702
+5VALW
PC709
.1U_0402_16V7K
GND
2
PR716
4
@ 10K_0402_1%
2
1
<10,32,37,49> SUSP#
PQ702
AO4406AL 1N SO8
PC706
4.7U_0805_25V6-K
2
1
PC707
4.7U_0805_25V6-K
2
1
5
6
7
8
PR704
267K_0402_1%
1
2
PC717
100U_25V_M
PJ705
1.05VS_B+
1
+
PR711
4.02K_0402_1%
1
2
PR714
10_0402_5%
2
1
1
<50>
PR712
10K_0402_1%
PR713
VCCIO_SENSE
<9>
+3VS
A
10K_0402_1%
VCCPPW RGOOD
PR715 @
10K_0402_1%
Compal Secret Data
2010/01/25
Issued Date
Deciphered Date
2010/12/31
5
Title

PWR +1.05VS_VCCPP/+0.75VSP
Size
Document Number
Custom
Rev
0.1
Date:
Sheet
1
51
of
54
PHASE1
26
UGATE1
25
BOOT1
PC910
470U_X_2VM_R4.5M
PC904
4.7U_0805_25V6-K
2
1
PC903
4.7U_0805_25V6-K
2
1
2
1
@
PC922
470P_0402_50V7K
2 PR924 1
590_0402_1%
PC931
4.7U_0805_25V6-K
2
1
1
4.7_1206_5%
PR946
PC939
2
1 2
TPCA8059-H 1N PPAK56-8
10K_0402_1%
PR947
1
10K_0402_1%
PR948
1ISEN1
3.65K_0402_1%
PR951
1
VSUM+ 2
1_0402_5%
PR952
1 VSUM-
3
2
1
PC949
4.7U_0805_25V6-K
2
1
1
PR962
4.7_1206_5%
PQ912
ISEN1
PC954
680P_0603_50V7K
PL905
.36UH 20% PCMC104T-R36MN1R105 30A
4
1
+CPU_CORE
10K_0402_1%
PR963
2
1
10K_0402_1%
PR964
1 ISEN2
1_0402_5%
PR966
1
3.65K_0402_1%
PR965
1
VSUM+ 2
VSUM-
Compal Secret Data
3
2
1
PQ911
3
2
1
2.2_0603_5%
0.22U_0603_10V7K
PR961
PC953
2
1 2
1
PHASE1
Ipeak=26A , Imax=18.2A , 1.2Ipeak=31.2A

Rdson=3.6~4.5m ohm
DCR=1.1m ohm
HW output cap:
(1)22U_0805_6.3V *12
(2)470U_D2_2V
*2(ESR=4.5m ohm)
Issued Date
1 2
UGATE1
LGATE1
*OCP setting value=37A
ISEN2 2
3
2
1
VSUM-
+VGFX_COREP
*OCP setting value=71.5A
PR953
2.61K_0402_1%
1 2
1
PQ910
Icc-max=53A
Rdson=3.6~4.5m ohm
DCR=1.1m ohm
HW output cap:
(1)10U_0805_4V
*10
(2)22U_0805_6.3V *15
(3)470U_D2_2V
*4(ESR=4.5m ohm)
CPU_B+
PH904
10K_0402_5% ERTJ0ER103J
*Iccmax in Turbo Mode for SV (35W) is 53A
TPCA8065-H 1N PPAK56
@ 330P_0402_50V7K
3
2
1
VSUM+
BOOT1
+CPU_CORE
@ TPCA8059-H 1N PPAK56-8
PC936
0.22U_0603_25V7K
2
1
1U_0603_10V6K
2
1
@ 10_0402_1%
PC934
0.22U_0603_10V7K
PR959
2
1
@ 100_0402_1%
PQ909
PC950
1000P_0402_50V7K
PR958
2
1
1.47K_0402_1%
PC951
2
1
LGATE2
.1U_0402_16V7K
PR960
PQ908
1 2
PL904
.36UH 20% PCMC104T-R36MN1R105 30A
4
1
+CPU_CORE
680P_0603_50V7K
1
2
2.2_0603_5%
PR944
BOOT2 2
PC952
2
1
PC947
2
1
330P_0402_50V7K
PHASE2
1_0603_5%
@ 0.068U_0402_16V7K
PR956
2
1
@ 10_0402_1%
<9> VSSSENSE
PC935
1
ISEN1
ISEN2
1
0.22U_0402_6.3V6K
PC942
2
1
0.22U_0402_6.3V6K
<9> VCCSENSE
(Ipeak=54A)
+5VS
PR957
2
1
11K_0402_1%
PR955
1
3.32K_0402_1%
CPU_B+
0.068U_0402_16V7K
PC955
2
1
PC941
2
PC945
2
1
PC943
PR954
2
1 2
1
316K_0402_1%
150P_0402_50V8J
2
1
+CPU_CORE
PR916
@ 2K_0402_1%
VSUM-
PC944
0.22U 10V K X7R 0603
2
1
PC940
1
470P_0402_50V7K
499K_0402_1%
PC923
@ 680P_0402_50V7K
330P_0402_50V7K
PR949
2
1
499_0402_1%
PC937 @
2
1
PR942
1.69K_0402_1%
PC930
4.7U_0805_25V6-K
2
1
CPU_B+
PR945
PC946
2
1
ISPG
27
0_0603_5%
ISEN3
PC932
2
1
1000P_0402_50V7K
8.06K_0402_1%
1
2
PR943
3
2
1
0_0402_5%
28
0.22U_0402_6.3V6K
37
LGG
39
38
PHG
UGG
PROG1
VIN
PWM3
PQ907
24
23
PU901
PC933
22P_0402_50V8J
100_0402_1%
@ PR922
2
LGATE1
29
PR941
PC938
10P_0402_50V8J
PR950
3
2
1
LGATEG
PHASEG
UGATEG
BOOTG
40
41
PROG2
BOOTG
VDD
ISUMP
22
21
RTN
ISUMN
20
19
VSEN
18
ISEN1
BOOT1
1
27.4K_0402_1%
PC915
2
1 2PR907
1
4.7_1206_5%
@ 680P_0603_50V7K
2
1
PR910
10K_0402_1%
ISNG
42
43
ISNG
NTCG
45
46
47
44
ISPG
RTNG
VSENG
UG1
17
1
2
VSSP1
NTC
@ 0.01U_0402_16V7K
.1U_0402_16V7K
PC919
1
2
PR931
UGATE2
change from 43P to 47P

for shortage problem
2010-03-15
1 PR917 2
11K_0402_1%
1
2
PC918 .1U_0402_16V7K
+5VS
2
PR940
PR908
1_0402_5%
LGATE2
32
30
LG1
1 PR928 2
0_0402_5%
3.83K_0402_1% 470KB_0402_5%_ERTJ0EV474J
PC928
47P_0402_50V8J
PH902
10K_0402_5% ERTJ0ER103J
1 PR914 21
2
7.5K_0402_1%
3
2
1
PHASE2
33
PWM3
PH1
PH903
UGATE2
34
31
VR_HOT#
VW
35
VDDP
ISL95831CRZ-T_TQFN48_6X6
IMON
PC929 @
470P_0402_50V7K
2
1
48
PGOOD
ISEN2
12
LG2
16
11
+VGFX_CORE
1
3
PC948
4.7U_0805_25V6-K
2
1
VR_ON
ALERT#
BOOT2
VSSP2
36
SCLK
+1.05VS
PQ903
PC927
2.2U_0603_10V6K
2
1
10
PR939
PL902
.36UH 20% PCMC104T-R36MN1R105 30A
4
1
3
2
1
PC908
2
1
ISPG
SVID_SCLK
FBG
49
5
COMPG
GND
SVID_ALERT#
SDA
B+
PL901
HCB4532KF-800T90_1812
2 PR925 1ISNG
@ 0_0402_5%
BOOT2
PH2
For shortage changed
PR938
1
2
@ 499_0402_1%
+5VS
UG2
SVID_SDA
0_0402_5%
<32,46> VR_HOT#
PC921
1
2
PGOODG
13
1
2
2
1
PR936
29.4K_0402_1%
1 PR933
VR_ON
PC926
0.047U_0603_16V7K
<32>
IMVP_IMON
LGATEG
PR919
@ 16.5K_0402_1%
IMONG
ISEN3/ FB2
<16>
15
VGATE
VWG
FB
GFX_CORE_PWRGD
COMP
VSSSENSE
VSS_AXG_SENSE <10>
PR913
2
1
10_0402_1%
14
PR927
<9>
PQ902
0.22U_0603_10V7K
VCC_AXG_SENSE <10>
330P_0402_50V7K
PC909
2
1
NTCG
2
1
PR967
@ 43_0402_1%
2 PR920 1
130_0402_1%
<9> VR_SVID_CLK
2 PR906
2.2_0603_5%
PC907
1 2
1
+3VS
<9> VR_SVID_ALRT#
1.91K_0402_1%
BOOTG
1000P_0402_50V7K
PHASEG
2
1
10_0402_1%
PC906
1
2
1
PR912
2.55K_0402_1%
<9> VR_SVID_DAT
+3VS
PC912
680P_0402_50V7K
2
1
+1.05VS
For shortage changed
Parallel and tune length
UGATEG
+VGFX_CORE
2
1
422_0402_1%
PC920
@.1U_0402_16V7K
1
2
PC916
2
1
PR918
18.2K_0402_1%
2
1
<10> VSS_AXG_SENSE
0.047U_0603_16V7K
2
GFXVR_IMON
PR905
PR909
PC913
150P_0402_50V8J
2
1
2
1
PR911
475K_0402_1%
2
PR904
27.4K_0402_1%
2
1
PR921
PR926
54.9_0402_1%
2
1
1.91K_0402_1%
1
PR901 @
499K_0402_1%
330P_0402_50V7K
1
2
470KB_0402_5%_ERTJ0EV474J
PC911
39P_0402_50V7K
2
1
PQ901
B+
PH901
PC901
1000P_0402_50V7K
PR903
8.06K_0402_1%
1
@ 470P_0402_50V7K @ 4.99K_0402_1%
NTCG
PR902
3.83K_0402_1%
2
1
CPU_B+
PR915
PC917
2
1
470P_0402_50V7K @
1
PC902
PC905
68U_25V_M
Alert# PU resister need close CPU,

so the PU resister in HW schematic.
but DAT and CLK need close PWM-IC,
so the PU resister in POWER schematic.
2010/01/25
2010/12/31
Deciphered Date
3
Title

PWR +CPU_CORE/+VGFX_CORE

Custom
Rev
0.1
Date:
Sheet
1
53
of
54
Version change list (P.I.R. List)

Item
Page 1 of 1
for PWR
Reason for change
PG#
Modify List
Date
Phase
1
D
2
3
4
5
6
7
C
9
10
11
12
13
14
15
16
17
A
2009/01/06
Issued Date
Compal Secret Data
Deciphered Date
2009/01/06
5
Title
PIR (PWR)
Custom
Rev
0.1
Date:
Sheet
1
54
of
54
A3
PU3
+3VALW
B4
EC
B7
PBTN_OUT#
EC_ON
PM_SLP_S3#
PM_SLP_S4#
PM_SLP_S5#
PM_SLP_A#
PM_SLP_SUS#
H_CPUPWRGD
PLT_RST#
14
15
CPU
C
+1.5V
PU5
U20
+3VS
+1.8VSDGPU
U37
U13
+1.5VS
PU8
+0.75V
PU9
+1.05VS_VCCP
PU7
+VCCSA
+1.5VSDGPU
U40
VCCPPWRGOOD
U49
+5VS
11
VGATE
SUSP#,SUSP
+3VSDGPU
Q6
VGA
B
+1.0VSDGPU
PU28
8a (DIS) VGA_ON
+VGA_CORE
PU998
SYSON#
DGPU_PWR_EN
SYSON
ON/OFF
B6
A4
PCH
A5
PM_DRAM_PWRGD
V V
PCH_RSMRST#
V V
51ON#
SYS_PWROK
13
PQ2
B3
+3VALW_PCH
+5VALW_PCH
B+
B2
B7
B1
A5
BATT
U14,+3VALW_PCH
QH4,+5VALW_PCH
B5
B+
A2
PU2
VV
VIN
V V
BATT
MODE
A1
AC
MODE
PCH_PWR_EN#
VGA_PWROK
8b (DIS)
U47
CK505
VR_ON
PU1000
+CPU_CORE
10
Compal Secret Data
Issued Date
2010/07/12
2012/07/11
Deciphered Date
5
Title

Power sequence

Custom
Rev
0.2
LA-6752P
Date:
Sheet
1
55
of
60
INT_KBD Conn.
<32,57>
1
R614
+3VALW
+VCC_LID
2
0_0402_5%
R615 1
Kill
2 100K_0402_5%
STATUS
1,2(LOW)
2,3(HI)
KSO2
C668 1
2 @ 100P_0402_50V8J
KSO1
C669 1
2 @ 100P_0402_50V8J
KSO15
C670 1
2 @ 100P_0402_50V8J
KSO7
C671 1
2 @ 100P_0402_50V8J
KSO6
C672 1
2 @ 100P_0402_50V8J
KSI2
C673 1
2 @ 100P_0402_50V8J
KSO8
C674 1
2 @ 100P_0402_50V8J
KSO5
C675 1
2 @ 100P_0402_50V8J
KSO13
C676 1
2 @ 100P_0402_50V8J
KSI3
C677 1
2 @ 100P_0402_50V8J
KSO12
C678 1
2 @ 100P_0402_50V8J
KSO14
C679 1
2 @ 100P_0402_50V8J
KSO11
C680 1
2 @ 100P_0402_50V8J
KSI7
C681 1
2 @ 100P_0402_50V8J
KSO10
C682 1
2 @ 100P_0402_50V8J
KSI6
C683 1
2 @ 100P_0402_50V8J
KSO3
C684 1
2 @ 100P_0402_50V8J
KSI5
C685 1
2 @ 100P_0402_50V8J
KSO4
C686 1
2 @ 100P_0402_50V8J
KSI4
C687 1
2 @ 100P_0402_50V8J
KSI0
C688 1
2 @ 100P_0402_50V8J
KSO9
C689 1
2 @ 100P_0402_50V8J
KSO0
C690 1
2 @ 100P_0402_50V8J
KSI1
C691 1
2 @ 100P_0402_50V8J
KSI1
KSI7
KSI6
KSO9
KSI4
KSI5
KSO0
KSI2
KSI3
KSO5
KSO1
KSI0
KSO2
KSO4
KSO7
KSO8
KSO6
KSO3
KSO12
KSO13
KSO14
KSO11
KSO10
KSO15
26
25
GND2
GND1
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
Reserve for ESD.
1
C694
0.1U_0402_16V4Z
+5VS
LID_SW # <32,57>
U32
100K_0402_5%
C695
10P_0402_50V8J
2 R616
KILL_SW#
White
ZZZ1
2
300_0402_5%
<32,57> CHARGE_LED1#
Left --> White

Right --> Orange
2
470_0402_5%
ZZZ2
PCB
PCB
PCB
DA60000JW 10
DA40000VV10
DA40000VS10
DA6@
DA4@
DA4@
1
R625
+5VS
1
R626
+5VS
LED4
C713 0.1U_0402_16V4Z
2
1
<30,32,35,57> USB_ON#
1
2
3
USB_ON# 4
GND
IN
IN
EN
2
300_0402_5%
19-213A-T1D-CP2Q2HY-3T_W HITE
RIGHT USB PORT X1
8
7
6
5
OUT
OUT
OUT
OC#
USB_OC0# <18,30,57>
Right USB Conn.
C716
@ 1000P_0402_50V7K
+USB_VCCA
1
+
SATA_DTX_IRX_N2
SATA_DTX_IRX_P2
R710 1
2 0_0402_5%
2
0_0402_5%
2
10K_0402_5%
8
9
10
11
12
13
GND
A+
AGND
BB+
GND
JUSB3
1
2
3
4
5
6
USB20_N0_C
USB20_P0_C
C715
470P_0402_50V7K
DP
+5V
+5V
MD
GND
GND

USB20_N0_C
W CM-2012-900T_4P
USB20_N0
USB20_P0
GND
GND
1
2
3
4
G5
G6
ACES_85205-04001
ME@
8/23 change C714 P/N to SGA00002N80
USB20_N0_C
USB20_P0_C
USB20_P0_C
1
L66
15
14
ALLTO_C18518-11305-L
ME@
Compal Secret Data
2010/07/12
Issued Date
Deciphered Date
2012/07/11
4
2 R868 @1 0_0402_5%
2 R869 @1 0_0402_5%
2 0.01U_0402_16V7K
2 0.01U_0402_16V7K
1
2
3
4
5
6
7
<18,57> USB20_N0
<18,57> USB20_P0
USB20_N0
USB20_P0
D25
@
8/27 change to @
W=80mils
+USB_VCCA
8/13 update JODD1 symbol
2
300_0402_5%
<14,57> HDD_LED#
APL3510BKI_SO8
1
R554
R555
1
White
+5V_ODD
+3VS
U36
ODD_DETECT#
<18,32,57> ODD_DA#
White
1
2
R679 0_0402_5%
<32,57> RF_LED#
+USB_VCCA
<14,57> SATA_ITX_DRX_P2_CONN
<14,57> SATA_ITX_DRX_N2_CONN
ODD_DA#
+5VALW
RB751V_SOD323
C714
D20
150U_B2_6.3VM_R35M
C605 1
C606 1
1
R765
LED3
D19
<35,57> BT_LED#
JODD1
SATA_DTX_C_IRX_N2
SATA_DTX_C_IRX_P2
2
300_0402_5%
RB751V_SOD323
CONN PIN define need double check
SATA ODD Conn.
SW 5
<14,57> SATA_DTX_C_IRX_N2
<14,57> SATA_DTX_C_IRX_P2
ZZZ3
6
5
2
+3VALW
Change design to two LED

20101005
BATT_CHG_LED#
White
1
R764
HT-191UD5_AMBER
LED5
<26,57> W LAN_LED#
D15
PSOT24C_SOT23-3
@
SMT1-05_4P
+5VALW
LED2
BATT_LOW_LED#
VS 8L
:
C397;C398;C89
C128
C250;C252
TP_CLK
TP_DATA
SW 4
1
R622
SMT1-05_4P
DAZ0GL00200
JTP1
SW /R
6
5
4
3
2
1
PJDLC05_SOT23-3
SW /L
@
C698
100P_0402_50V8J
6
5
4
3
2
1
LED1
<32,36,57> PW R_LED#
+5VALW
6
5
@
C697
100P_0402_50V8J
GND
GND
TP_CLK
TP_DATA
SW /L
SW /R
<32,57> TP_CLK
<32,57> TP_DATA
8
7
SW 2
LED
0.1U_0402_16V4Z
8/23 Change LED1/LED3/LED4 P/N to SC50000A300
ACES_88058-060N
C696
LSSM12-P-V-T-R_3P
<14,57> KILL_SW #
To TP/B Conn.
OFF
ON
Kill Switch
+3VALW
UMA-6L
1.P092.P103.P21-
ZZZ
OUTPUT
Lid Switch
JKB1
S-5711ACDL-M3T1S_SOT23-3
VDD
KSO[0..15] <32,57>
ACES_88514-2401
GND
KSI[0..7]
KSO[0..15]
ME@
KSI[0..7]
Title

Size
B
Date:
Document Number
Rev
0.2
LA-6751P
Sheet
1
56
of
60
JKB1
<32,56>
INT_KBD
Conn.
KSI[0..7]
KSI[0..7]
KSO[0..17]
KSO[0..17] <32,56>
KSO16
C693 1
2 @ 100P_0402_50V8J
KSO17
C692 1
2 @ 100P_0402_50V8J
KSO2
C668 1
2 @ 100P_0402_50V8J
KSO1
C669 1
2 @ 100P_0402_50V8J
KSO15
C670 1
2 @ 100P_0402_50V8J
KSO7
C671 1
2 @ 100P_0402_50V8J
KSO6
C672 1
2 @ 100P_0402_50V8J
KSI2
C673 1
2 @ 100P_0402_50V8J
KSO8
C674 1
2 @ 100P_0402_50V8J
KSO5
C675 1
2 @ 100P_0402_50V8J
KSO13
C676 1
2 @ 100P_0402_50V8J
KSI3
C677 1
2 @ 100P_0402_50V8J
KSO12
C678 1
2 @ 100P_0402_50V8J
KSO14
C679 1
2 @ 100P_0402_50V8J
KSO11
C680 1
2 @ 100P_0402_50V8J
KSI7
C681 1
2 @ 100P_0402_50V8J
KSO10
C682 1
2 @ 100P_0402_50V8J
KSI6
C683 1
2 @ 100P_0402_50V8J
KSO3
C684 1
2 @ 100P_0402_50V8J
KSI5
C685 1
2 @ 100P_0402_50V8J
KSO4
C686 1
2 @ 100P_0402_50V8J
KSI4
C687 1
2 @ 100P_0402_50V8J
KSI0
C688 1
2 @ 100P_0402_50V8J
KSO9
C689 1
2 @ 100P_0402_50V8J
KSO0
C690 1
2 @ 100P_0402_50V8J
KSI1
C691 1
2 @ 100P_0402_50V8J
<32>
<32>
KSO16
KSO17
KSI1
KSI7
KSI6
KSO9
KSI4
KSI5
KSO0
KSI2
KSI3
KSO5
KSO1
KSI0
KSO2
KSO4
KSO7
KSO8
KSO6
KSO3
KSO12
KSO13
KSO14
KSO11
KSO10
KSO15
KSO16
KSO17
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
ZZZ
ZZZ1
ZZZ2
ZZZ3
ZZZ4
ZZZ5
DAZ0GM00200
PCB
PCB
PCB
PCB
PCB
DA60000JY10
DA40000VV10
DA40000VS10
DA40000VT10
DA40000VU10
DA6@
DA4@
DA4@
DA4@
DA4@
D
UMA-6L
1.P092.P103.P21-
VS 8L
:
C397;C398;C89
C128
C250;C252
+5VALW
+USB_VCCA
U36
C713 0.1U_0402_16V4Z
2
1
<30,32,35,56> USB_ON#
31
32
GND
GND
1
2
3
USB_ON# 4
GND
IN
IN
EN
OUT
OUT
OUT
OC#
RIGHT USB PORT X1
8
7
6
5
USB_OC0# <18,30,56>
APL3510BKI_SO8
ACES_88514-3001
Reserve for ESD.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
ME@
C716
@ 1000P_0402_50V7K
+5VS
Right USB Conn.
+USB_VCCA
C696
<32,56> TP_CLK
<32,56> TP_DATA
@
C697
100P_0402_50V8J
@
C698
100P_0402_50V8J
TP_CLK
TP_DATA
SW /L
SW /R
1
2
3
4
5
6
1
2
3
4
5
6
7
8
GND
GND
C714
220U_6.3V_M
USB20_N0
USB20_P0
<18,56> USB20_N0
<18,56> USB20_P0
8/14 change to OSCAN 220U
USB20_N0_C
USB20_P0_C
USB20_P0
1
L66
D15
PSOT24C_SOT23-3
@
D25
@
SW 4
USB20_P0_C
USB20_N0_C
W CM-2012-900T_4P
USB20_N0
TP_CLK
TP_DATA
6
5
1
2
3
4
G5
G6
ACES_85205-04001
ME@
ME@
1
2
3
4
5
6
USB20_N0_C
USB20_P0_C
C715
470P_0402_50V7K
(220uF_6.3V_4.2L_ESR17m)*1=(SF000002Y00)
SW /L
2 R868 @1 0_0402_5%
2 R869 @1 0_0402_5%
ACES_88058-060N
SMT1-05_4P
JUSB3
+USB_VCCA
JTP1
0.1U_0402_16V4Z
8/27 change to @
W=80mils
PJDLC05_SOT23-3
To TP/B Conn.
SW /R
SMT1-05_4P
JP13
SW 5
D19
<26,56> W LAN_LED#
White
+5VALW
+3VALW
+5VS
<32,56> LID_SW #
RF_LED#_R
RB751V_SOD323
SATA ODD FFC Conn.

<14,56> SATA_DTX_C_IRX_N2
<14,56> SATA_DTX_C_IRX_P2
SATA_DTX_C_IRX_N2
SATA_DTX_C_IRX_P2
ODD_DETECT#
C605 1
C606 1
2 0.01U_0402_16V7K SATA_DTX_IRX_N2
2 0.01U_0402_16V7K SATA_DTX_IRX_P2
R710 1
2 0_0402_5%
+5V_ODD
ODD_DA#
+3VS
1
R554
R555
1
2
0_0402_5%
2
10K_0402_5%
1
2
3
4
5
6
7
8
9
10
1
2
3
4
5
6
7
8
9
10
11
12
GND
GND
D20
JP2
<14,56> SATA_ITX_DRX_P2_CONN
<14,56> SATA_ITX_DRX_N2_CONN
<18,32,56> ODD_DA#
6
5
<35,56> BT_LED#
<32,36,56> PW R_LED#
RB751V_SOD323
RF_LED#_R
<14,56> HDD_LED#
1
2
R679 0_0402_5%
<32,56> RF_LED#
<14,56> KILL_SW #
For 15" M/B to LED/B

KILL_SW #
R884 1
2 100K_0402_5%
+3VALW
2 100K_0402_5%
LID_SW #
11/16modify
ACES_87056-01001-001
R615 1
1
2
3
4
5
6
7
8
9
10
11
12
1
2
3
4
5
6
7
8
9
10
11
12
13
14
GND1
GND2
ACES_88514-01201-071
7/22 modify
ME@
ME@
Compal Secret Data
2010/07/12
Issued Date
Deciphered Date
2012/07/11
5
Title

Size
B
Date:
Document Number
Rev
0.2
LA-6751P
Sheet
1
57
of
59
PHASE
PAGE
Modification list
PURPOSE
0.2
P31
Change CRT Symbol
For CRT footprint issue
0.2
P31
Del C510
For Non-used part
0.2
P39
change C610 pin 1 net name
change C610 pin 1 net name to correct
0.2
P35
U25 change to U26
For co-lay 10/100 and GIGA
0.2
P40
Add R740, C93
For EC request
0.2
P18
Change R215 pin1 net name
Change R215 pin1 net name to correct
0.2
P16
Add R742, R743
For PCH power sequence
0.2
P38
Del U28, R542~R551 , J12
Del USB charger circuit
0.2
P40
Add EC pin 97,98,103
Add EC pin 97 for SYS_PWROK_EC , pin 98 for CE_EN , pin 103 for BATT_SEL_EC
0.2
P39
Change J10 footprint and Add J13
Change J10 footprint by DFx request and Add J13 by vendor suggestion
0.2
P39
Change PC_Beep circuit
Change PC_Beep circuit
0.2
P6
Add R161,
Follow ORB circuit
Add R615 in 15" and 17" page
Pull high LID_SW# at M/B side
Add Q83 pin 1 power net name +CMOS_PW
For power trace net
0.2
P58/59
0.2
P31
0.2
P56/57/58 Change JP21
0.2
P56/57/58 Change JP4 to JTP1
Change connector to standard name

Change JP6 to JPWRB1
P34
Change JP1 to JWLN1
0.2
P42
Change JP5 to JBT1
0.2
P43/60
Change JP7 to JCR1

For ESATA detect function
0.2
P43/60
0.2
0.2
P19
Add
0.2
P42
Add R866, R886 , C735
0.2
P31
Add R543
0.2
P39
Change J10 footprint,
0.2
P42
Add R877
For reserve EC control directly
0.2
P42
SW3 BOM structure change to @
For ME ASSY concern
0.2
P42
Change ESATA from port 5 to port 4
For intel risk
0.2
P15
Add R544,R545
For Pull high SMBus
0.2
P12/13
0.2
P16
Add R182,R546
Add 186 for reserve sequence,
0.2
P20
Del Add J12, R257 change to @
For voltage drop
0.2
P6
R161 change to 100K
Follow CRB
0.2
P19
Add R547 , R250 change to @
Follow Module and CRB
0.2
P18
WLAN USB port for port8 to port9
For debug port
0.2
P39
Del J13
0.2
to JKB1
R542
For ESATA detect function

For reserve EC control directly
Del R74~R80,R82
Del C635, C636
Change J10 for DFx and Del component for layout
R88~R94,R96
For DDR3 DM Bus to GND

Add R546 for follow CRB & ORB
For layout space
P20,39,42 Add C395 , R581 , R583 , R584 , R586 , R587
For customer request reserved
0.2
P20
Add C129, C396 , Del R264
For reserved
0.2
P40
Add PIN 66 , R740,C93 change to @
Add IMVP_IMON
0.2
P9
Add R74
For VCCIO_SENSE / VSSIO_SENSE differential routing
0.2
P30
Del R419~425, R427~R429
Del 0 ohm for UMA only
0.2
P31
Del R439 , R440, R441
Del 0 ohm for UMA only
0.2
P32
Del RQ51 ~ Q54
0.2
P38
Del J10, C637,C640,R576,R577,R579 change to @ , L40~L43 change to R720~R723

Del C643, R578 , MIC_INR connect MIC_INL , Add R578
Del C653, R578 connect MIC_INR/L for vendor suggestion , Add R578 for EMI
0.2
P20
Add L75 , R264 , C917,
For intel PDDG update
0.2
P43
C714 change to OSCON CAP
0.2
P9
Add C394, C397 ,C398 , C399
0.2
P42
Change C706 P/N to SF000001500
Change to H=6 OSCAN
0.2
P10
Change C128 to @
For Reserved
0.2
P56
Update JODD1 symbol
For ME update drawing
Add Q95
For DIS HDMI
R259
For Vendor suggestion and EMI
C226 change to @
C714 change to OSCON CAP

,Add R75
For CPU_CORE power reserved at Bottom side, Add R75 for reserved at cpu side and pwr side
Compal Secret Data
2010/07/12
Issued Date
Deciphered Date
2012/07/11
5
Title

PIR
Size
B
Date:
Document Number
Rev
0.2
LA-6752P
Sheet
1
58
of
60
PHASE
PAGE
Modification list
PURPOSE
0.2
P16
D29 change to @
For AC detect issue
0.2
P24
R548,R549 change to DIS@
For AC detect issue
0.2
P10
C128 change to stuff
For test on DVT
0.2
P44
Del Q118, R657
For not need
0.2
Change R513, R516 ,R667 P/N and from 0805 to 0603
For common part
0.2
Change C633, C634 , C642
For common part
0.2
Change D3, D29 P/N and symbol
For common part
0.2
Change U3,U11,U13,U14,U38,U39 P/N and symbol
For common part
0.2
Change U3,U11,U13,U14,U38,U39 P/N and symbol
For common part
0.2
Change Q8,Q65,Q80,Q83,Q99,Q104 P/N and symbol
For common part
0.2
Change Q1,Q37,Q93 P/N and symbol
For common part
0.2
Change Q94, Q95 P/N and symbol
For common part
0.2
Change Q3,Q4,Q7,Q9,Q66,Q67,Q68,Q73,Q74,Q75,Q76,Q77,Q78,
For common part
0.2
Q79,Q82,Q85,Q86,Q87,Q102,Q106,Q107,Q108,Q109,Q110,Q111,Q112,Q113,Q114,Q115,Q116
P/N and symbol
Change C635 part and change to @
P18
Reserved R297
Reserved
0.2
P9
P10
Change C53,C85,C86,C87 ,C397,C398,C399 to stuff and

change ,C48,C80,C81,C82, C90,C91 to @ Del C89
Change C110,C111,C112,C113 to stuff
For CPU_CORE
0.2
0.2
P56
Change LED1/LED3/LED4 P/N to SC50000A300
Change P/N
0.2
P36
Change
For test pass part
0.2
P40
P40
0.2
For VGFX_CORE
T1,T2 P/N to SP050003N00
Change R611,R740,C93 to stuff and change Y5,C347,C367 to @
For SUS_CLK
Change R695 to 18K, Q37 change to @,
R695 for Board ID, Q37, R747 for VR_HOT
R747 change to stuff,
Change U33 P/N to SA00003FL10
For BIOS ROM
Change C509,C511,C635 to stuff
For EMI
0.2
P56
Change 14" C714 P/N to SGA00002N80
0.2
P39
0.2
P19
Change R720,R721,R722,R723 P/N to SM01000BZ00(Bead),

Change C647,C649,C650,C651 to Stuff
Change R303 to Stuff, and change R542 to @
0.2
P56
Change U32 P/N to SA000031C00
For common part
0.2
P36
Change T1,T2 P/N to SP050006E00
For correct part
0.2
P10
R688 change to stuff , R687 ,Q7 change to @
For S3 power reduction

For EMI
0.2
P20
Change R660,R661,R862,R863,R864,R865,R868,R869 to @ , change

L63,L64,L65,L66 to stuff , change R619 to Bead (SM01000DI00)
Change L75 symbol
0.2
P30
Change R402 to @
For DPST
0.3
P10
Update Q5 symbol
For update symbol
0.3
P33
Add F2
For safty request
0.3
P39
Update U30 P/N to SA00003K410 and Add R879
For Audio update to 21Z
0.3
P10
Change C128 to D2 size and @
Change size for M/E issue
0.3
P14
Add reserve R878
For Intel DG 1.5
0.3
P37
C592 change P/N to SF000001500 (H=6)
For ME Z high ok
0.3
P29
R369 P/N change to SD034100A80
For GP part
0.3
P6
Reserved R880 to SYS_PWROK
Follow ORB
0.3
P10
R62,R63 change to 1K
Follow CRB
0.3
P33
R483,R484 change connect to +5V_HDMI_F
For Add F2
0.3
P37
Change U27 P/N to SA000046C00
For Fintek
0.3
P40
Change R594 pull high to +5VALW
For leakage issue
0.2
For EMI
0.2
0.2
For Sourcer request

and
For EMI request

For BIOS ESATA detect function
For common part

B
Compal Secret Data
2010/07/12
Issued Date
Deciphered Date
2012/07/11
5
Title

HW-PIR
Size
B
Date:
Document Number
Rev
0.2
LA-6751P
Sheet
1
59
of
60
PHASE
PAGE
Modification list
PURPOSE
0.3
P19
R881 change to Dtuff, R244 change to @
For intel MRC Rev0.9
0.3
P14
R878 change to stuff
For intel DG 1.5
0.3
P31
Del R432
For non-used part
0.3
P36
Reserved D31 , C643 , C644
For reserved EMI parts
0.3
P37
Del R581
For non-used part
0.3
P38
Del R550
For non-used part
0.3
P38
Change C592 P/N to SF000002Y00
For M/E Z high limlt
0.3
P39
Del R584, R586 , R587
For non-used part
0.3
P40
Change R600, R604 to 2.2K
0.3
P42
Del R583
Change R695 to 8.2k
For non-used part
0.3
P31
Del R449, R452, R458, R460 (UMA change only)
For non-used part
0.3
P32
Del R478, R480, R486 (UMA change only)
For non-used part
0.3
P6
Reserved R882 connect to PCH_PWROK
Reserved for intel
0.3
P56
R765 change to 300 ohm
For LED
Change R600, R604 for Battery SMBus, R695 for Board ID
Compal Secret Data
2010/07/12
Issued Date
Deciphered Date
2012/07/11
5
Title

PIR
Size
B
Date:
Document Number
Rev
0.2
LA-6752P
Sheet
1
60
of
60

0d347 Compal LA-6752P LA-6754P PDF

Enviado por

Dados do documento

Descrição original:

Título original

Direitos autorais

Formatos disponíveis

Compartilhar este documento

Compartilhar ou incorporar documento

Opções de compartilhamento

Você considera este documento útil?

Este conteúdo é inapropriado?

Direitos autorais:

Formatos disponíveis

0d347 Compal LA-6752P LA-6754P PDF

Enviado por

Direitos autorais:

Formatos disponíveis

A

G470/G570 UMA M/B Schematics Document

Compal Electronics, Inc.

Compal Secret Data

Friday, November 26, 2010

For 14"(Page 4x)

File Name : G470/G570

Mini Card Slot

Mini Card Slot *1

For 15"(Page 4x+1)

Compal Electronics, Inc.

Compal Secret Data

Friday, November 26, 2010

S5 S4/ Battery only

S5 S4/AC & Battery

Board ID / SKU ID Table for AD channel

SLP_S1# SLP_S3# SLP_S4# SLP_S5#

USB Port Table

Thermal Sensor EMC1403-2

PCH SM Bus address

BOM Structure Table

USB/B (Right Side)

SMBUS Control Table

Compal Electronics, Inc.

Compal Secret Data

PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation

VDDR3 should ramp-up before or simultaneously with VDDC.

PE_GPIO0 : High ->Normal operation (dGPU is not reseton BACO mode)

Note: Do not drive any IOs before VDDR3 is ramped up.

dGPU Power Pins

BACO Mode Max current

PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT,

DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and

VDDR3 , and A2VDD

BIF_VDDC (current consumption = 55mA@1.0V, in

Global ASIC Reset

Compal Secret Data

Compal Electronics, Inc.

Friday, November 26, 2010

eDP_COMPIO and ICOMPO signals

PCI EXPRESS* - GRAPHICS

PEG_ICOMPI and RCOMPO signals should be

Compal Secret Data

Compal Electronics, Inc.

Size Document Number

Friday, November 26, 2010

JTAG & BPM

DDR3 Compensation Signals

PU/PD for JTAG signals

Buffered reset to CPU

10/12 reserve R880 / R882

Compal Secret Data

Compal Electronics, Inc.

Size Document Number

Friday, November 26, 2010

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

Eiffel used 0.01u

Compal Secret Data

Compal Electronics, Inc.

Size Document Number

Friday, November 26, 2010