Scribd Logo
Fazer o upload

Bem-vindo(a) ao Scribd!

  • ASIC-DV Seminar Brochure

    Enviado por

    Raghava Katreepalli
    11 visualizações1 página
    ONE DAY SEMINAR ON "ASIC - DV (Design Verification)" -By Industry professionals Organized by. CVR Engineering College Shastra Micro Systems Last date for registrations: 21st Oct 2011 [Contact 9441544998 for registrations] Eligible candidates: M.tech (VLSI) students in 1st and 2nd Year. B.tech IV Year (ECE / EEE) (From selected colleges) [Participation certificate will be issued]

    Descrição original:

    Título original

    ASIC-DV Seminar Brochure (2)

    Direitos autorais

    © Attribution Non-Commercial (BY-NC)

    Formatos disponíveis

    PDF, TXT ou leia online no Scribd

    Você considera este documento útil?

    Este conteúdo é inapropriado?

    Denunciar este documento
    ONE DAY SEMINAR ON "ASIC - DV (Design Verification)" -By Industry professionals Organized by. CVR Engineering College Shastra Micro Systems Last date for registrations: 21st Oct 2011 [Contact 9441544998 for registrations] Eligible candidates: M.tech (VLSI) students in 1st and 2nd Year. B.tech IV Year (ECE / EEE) (From selected colleges) [Participation certificate will be issued]

    Direitos autorais:

    Attribution Non-Commercial (BY-NC)
    Baixe no formato PDF, TXT ou leia online no Scribd
    Sinalizar o conteúdo como inadequado
    11 visualizações1 página

    ASIC-DV Seminar Brochure

    Enviado por

    Raghava Katreepalli
    ONE DAY SEMINAR ON "ASIC - DV (Design Verification)" -By Industry professionals Organized by. CVR Engineering College Shastra Micro Systems Last date for registrations: 21st Oct 2011 [Contact 9441544998 for registrations] Eligible candidates: M.tech (VLSI) students in 1st and 2nd Year. B.tech IV Year (ECE / EEE) (From selected colleges) [Participation certificate will be issued]

    Direitos autorais:

    Attribution Non-Commercial (BY-NC)
    Baixe no formato PDF, TXT ou leia online no Scribd
    Sinalizar o conteúdo como inadequado
    de 1

    ONE DAY SEMINAR ON ASIC DV (Design Verification)

    -By Industry professionals Organized by

    CVR engineering college

    IEEE

    IETE

    Shastra Micro Systems

    Date: 13th Nov 2011 Time: 10 AM 5 PM Location: IETE Hall, OU Campus, Hyd. Entry fee: 150/[Lunch + Snacks included]

    Last date for registrations: 21st Oct 2011 [Contact 9441544998 for registrations] Eligible candidates:
    M.tech (VLSI) students in 1st & 2nd Year. B.tech IV Year (ECE/EEE) (From selected colleges) [Participation certificate will be issued]

    Session1: [10 am 11:30 am] ASIC - Design Verification (DV) Introduction Session2: [11:45 am 1:00 pm] Requirement of Methodologies in DV Session3: [2:00 pm 3:30 pm] Current trends in DV Methodologies Session4: [3:45 pm 5:00 pm] ASIC Verification tools/methodologies in DV Career opportunities
    Registrations at
    CVR Engineering College Shastra Micro Systems (Or) Direct registrations at selected colleges. Contact: 9441544998|E-mail: contact@shastramicro.com

    Você também pode gostar