up time 8/6/12 & hold time constraints? What do they signify?

Which one is critical for estimating

Interview Success Kit - 9,000 Interview Que. & Ans.

Covers 9,000+ Interview Questions asked in actual MNC Interviews - all with model answers.
Ads by Google

Flip Flops

Flip Flops Sandals

Womens Flip Flops

White Flip Flops

www.ti.com

TI's SIMPLE SWITCHER DC/DC Converters Offer Robust Power Supplies & Work w/Enhanced WEBENCH. Civil Engineering Institute AICTE Approved BTech College. Expert Faculty. Limited Seats Electronics Deals Grab best deals on Electronics. Upto 70% Off on Electronics.
btech.gjimt.info

crazealad.com/Electronics-Deals

Ads by Google

User Options

Flip Flops Flip Flops Sandals Womens Flip Flops

Interview Questions
Home Data Warehousing Database Microsoft J2EE Languages Networking Operating Systems Oracle PeopleSoft SAP Siebel General Hardware Mainframe Audit Oracle Apps WebSite Related Testing Multimedia Accounts Computers Protocols Data Structure Arts Commerce Police Officer Interview Questions Call Center Interview Questions Aerospace Science MBBS Certifications Inventory Planning Business Intelligence Algorithm Marketing Web Sphere Portal Servers Civil Engineering Mechanical Engineering Electrical & Electronics

SEARCH INTERVIEW QUESTIONS:

Search

INTERVIEW QUESTIONS

HARDWARE

HARDWARE DESIGN

DETA ILS

Question : What are set up time & hold time constraints? What do they signify? Which one is critical for estimating maximum clock frequency of a circuit? Category Rating Added on Views Rate it!
Hardware Design Interview Questions

Home Ask Questions About Us Feedback Contact Us

Ads by Google

(0.4) By 482 users 10/14/2005 4172

Flip Flops Flip Flops Sandals Womens Flip Flops

Sponsored Links

*****

Rate

Answers:

Setup time is the minimum time prior to trigerring edge of the clock pulse upto which the data should be kept stable at the flip-flop input so that data could be properly sensed at the input.Hold time is the minimum time after the clock edge upto which the data should be kept stable in order to trigger the flip flop at right voltage level. Setup time is required in order to find the maximum clock frequency of a circuit. Submitted by MOHAMMAD USAID ABBASI (usaidabbasi@yahoo.com) ___________ Setup time :It is the minimum time before the clock edge the input should be stable.This is due to the input capacitance present at the input.It takes some time to charge to the particular logic level at the input. Hold time:It is the minimum time the input should be present stable after the clock edge.This is the time taken for the various switching elements to transit from saturation to cut off and vice versa. So basically set up and hold time is the window during which the input should be stable.Any changes in the input during the window period may lead to voltage levels which is not recognised by the subsequent stages and the circuit may go to metastable stage. Submitted by Thomas Varghese (tomcrux@fastmail.fm) ______ suppose ur flip-flop is positive edge triggered. time for which data should be stable prior to positive edge clock is called setup time constraint .
www.Arthaproperty .com Ads by Google

Latest 10 Questions
Explain How do you think the company would help you the best? Explain How do you perceive a pharmaceutical representatives typical workday? Explain If given a territory and a list of physicians to call on, how

Time for which data should be stable after the positive edge of clock is called as hold time constraint. if any of these constraints are violated then flip-flop will enter in meta stable state, in which we cannot determine the output of flip-flop. there are two equation:

www.coolinterview.com/interview/4398/

1/3

up time 8/6/12 & hold time constraints? What do they signify? Which one is critical for estimating
Engineering(EEE) Electronics and Communication (EC) Engineering Chemical Engineering Data Mining Computer Graphics

1. Tcq + Tcomb> Tskew + Thold 2. Tcq + Tcomb<Tskew +T - Tsetup Tcq is time delay when data enters the flip-flop and data comes at output of flip flop. Tcomb is the logic delay between two flip flop. Tskew is the delay of clock to flip flop: suppose there are two flip flop ,if clock reaches first to source flip flop and then after some delay to destination flip flop ,it is positive skew and if vice versa then negative skew. so if u take 2 eq you will see that setup time is the determining factor of clock's time period. Submitted by Sanjum Bhatia (sanjumbhatia4@yahoo.co.in)

would you go about it? Explain Have you ever been through an emergency situation? What position did you handle during the emergency situation? Explain What is the best aspect that you like about your job? Explain What is your interaction level with your previous supervisor? What did he do right and what did he do wrong, according to you? Explain Do you consider yourself to be social? C an you tell us of a time when you used your social skills to help the patients? Tell us of a time when you used your leadership skills to handle a situation? What is a scientific degree required for entry into pharmaceutical sales? What about prior sales experience? Explain What would your core competencies be, when it comes to NHS Jobs?

Our Services
Get 9,000 Interview Questions & Answers in an eBook.

Setup Time: Minimum time period during which data must be stable before the clock makes a valid transition. For example, for a posedge triggered flip-flop, with a setup time of 2 ns, Input Data (i.e. R and S in the case of RS flip-flop) should be stable for at least 2 ns before clock makes transition from 0 to 1.
9500+ Pages 9000 Question & Answers All Tech. Categories 14 MB Content Get it now !!

Hold Time: Minimum time period during which data must be stable after the clock has made a valid transition. For example, for a posedge triggered flip-flop, with a hold time of 1 ns. Input Data (i.e. R and S in the case of RS flip-flop) should be stable for at least 1 ns after clock has made transition from 0 to 1.

Posted by: haneesh

C ontact haneesh

Just for further understanding: A FF actually consists of two latches with clock as enable for first LATCH and inverted clock used as enable for second LATCH. This will form a negative edge triggered FF. Inverting the clocks will form a positively edge triggered FF. Setup time is the time required to charge the input (parasitic) capacitance of the first latch. Hold time is the time required to charge the input capacitance of the second latch. The capacitance depends on the width of the metal lines and hence on the library used.

Posted by: Rajath S

C ontact Rajath S
If you have the be tte r answe r, the n se nd it to us. W e will display your answe r afte r the approval. R ule s to Post Answe rs in C oolInte rvie w.com :The re should not be any Spe lling Mistak e s. The re should not be any Gram atical Errors. Answe rs m ust not contain any bad words. Answe rs should not be the re pe at of sam e answe r, alre ady approve d. Answe r should be com ple te in itse lf.

Name :* Email Id :*

Answer :*

Verification Code Enter the above shown code:*

Not readable? Load New C ode

My site is worth $108,928.

How much is yours

Inform me about updated answers to this question

www.coolinterview.com/interview/4398/

2/3