Você está na página 1de 34

ELEC9711 Advanced Power Electronics

Section 2 DC-DC converters 1 F. Rahman/July 2010


Section 2 DC-DC converters

2.1 Review of second-order DC-DC converters

Non-isolated

Buck, Boost, Buck-Boost.

Isolated

Flyback (Buck-Boost Derived), Forward (Buck
Derived), Push-Pull, Half-bridge, Full-bridge.

Analyses based on:

1. Inductor volt-second balance: No continuous DC
flux build-up in inductor core, i.e., no DC voltage
across the inductor, in the steady-state.

2. Capacitor charge balance: No capacitor charge
build-up in the capacitor, i.e., no DC current
through capacitor in the steady-state.


Assumptions which simplify analyses greatly:

1. Ideal devices and components; negligible
parasitics.
2. Straight-line variations of voltage and current
3. Small voltage ripple across load and small current
ripple in the inductor.
4. Power balance, i.e., no losses.
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 2 F. Rahman/July 2010
2.2 Review of the Buck converter
+ v
L

V
d

R
(Load)
i
o

V
o
C
i
L
L
D
i
d

+
v
oi


v
o
T




Figure 2.1

The operation in Continuous Conduction Mode (CCM):
The inductor current
( )
L
i t
flows continuously.
d
V
0
0
d
V
0
V
L
i
L
v
0
L
i A
max L
i
min L
i
oi
v
(1 )
s
D T
s
DT
s
DT (1 )
s
D T
0
I
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 3 F. Rahman/July 2010
When T is ON: The switch conducts the inductor current
L
i
and the diode (D) reverse biased;
0 L d
v V V =

And
L
L
di
v L
dt
=

0 L d
di V V
dt L

=

0 d
L s
V V
i DT
L

A =


When T is OFF: Because of the inductive energy storage,
L
i
continues to flows through D;

0 L
v V =

And
0
(1 )
L s
V
i D T
L
A =


From the volt-second balance

0
0
s
T
L
v dt =
}

0 0
0
( ) ( ) 0
s s
s
DT T
d
DT
V V dt V dt + =
} }

0 0
( ) (1 ) 0
d s s
V V DT V D T =

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 4 F. Rahman/July 2010

0
0
d s s
V DT V T =

o
d
V
D
V
=

(2.1)
From power balance,
1
o
d
I
I D
=
(2.2)

2.2.1 The buck converter in CCM

During 0 t DT
s
, assuming V
d
and V
o
to be constant,


L
L
di
v L
dt
=

d o L
V V di
dt L

=


During DT
s
t T
s
,


L o
di V
dt L

=


From (1)
d o
L s
V V
i DT
L

A = (2.3)

1. If (a small)
L
i A is specified, (3) can be used to find the
required value for L, assuming that T
s
has already
been selected from other considerations.

2. If operation with CCM is desired down to a minimum
load, I
oB
, or I
LB
, L can be found by setting i
omin
= 0 for
the minimum I
o
or I
L
. Note that I
L
= I
o
for the Buck
converter. This leads to

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 5 F. Rahman/July 2010

(1 )
2
s
D R
L
f

= where f
s
= 1/T
s
(2.4)

where R is load resistance for minimum load.

3. i
L
charges C when i
L
> I
o
. C discharges into the load
when i
L
< I
o
. With CCM, i
c
= i
L
i
c
does not depend
on load.


Figure 2.2

From
( )
2
1
8
o
o
s
D V Q
V
C
LCf
A
A = = (2.5)

The required capacitor C is found when
o
V A is specified.

4. From Fourier analysis, v
oi
can be shown to have the
following spectrum.

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 6 F. Rahman/July 2010

Figure 2.3

Typically, the cut-off frequency
1
2
c
f
LC t
= of the LC
filter circuit should give more than 80dB of
discrimination at f
s
.

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 7 F. Rahman/July 2010
2.2.2 The Buck converter in Discontinuous
Conduction Mode (DCM):


Figure 2.4

At the boundary of CCM and DCM,


1 1
2 2
d o
oB LB L s
V V
I I i DT
L

= = A = (2.6)

=
(1 ) 1
2
o
s
D V
Lf

(2.7)

For constant V
o
,
o d
o
V DV
I
R R
= = with CCM.
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 8 F. Rahman/July 2010

Thus if
( ) 1 1
2
d d
s
D DV DV
R Lf

< : DCM operation.



Hence,
2
1
s
L
D
RT
<
is the condition for DCM (2.8)


2
1
s
L
K D
RT
= =
(2.9)

For an operating D, K has a critical value (=1D). Any
value of K lower than this critical K implies DCM.

D
1
0
1
max
o
LB
I
K
I
=
K
c
r
i
t
=

1

-
D
DCM
CCM
0.4

Figure 2.5

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 9 F. Rahman/July 2010
In figure 2.5, the vertical dotted line at K
1
represents a
certain load. For this load, K
1
is less than 1 D for D
from 0 to 0.4. Thus, DCM operation occurs for this range
of D for the load represented by K
1
. Note also from 2.7
that the maximum, I
LBmax
occurs for D = 0.


s o
LBmax
T V
I
2L
=

Because I
o
= V
o
/R,
o o s o
LBmax s
I V T V 2L
K
I R 2L RT
= = = = K
crit


Thus, the horizontal axis of figure 2.5 represents load
current normalized to I
LBmax
. Note that if K > 1, the
converter operates in CCM for all D.

From charge balance,


o
L c
V
i i
R
= +


However,
o
L
V
I
R
=


How does V
o
relate to D when operation is in DCM?

For 0 < t < DTs,


L d o d o
v V v V V = ~ (2.10)

o
c L
V
i i
R
~
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 10 F. Rahman/July 2010

For DT
s
< t < T
s
,


L o
v V ~ (2.11)


o
c L
V
i i
R
~

For (D+
1
)T
s
< t < T
s,

0
L
v = ; i
L
= 0 (2.12)


o
c
V
i
R
=

From volt-second balance,


( ) ( )
1
0
s d o o s
DT V V V T + A =


1
o
d
V D
V D
=
+ A
(2.13)


ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 11 F. Rahman/July 2010

Figure 2.6

Also, ( )
1
1 1
2
d o
L s s
s
V V
I DT D T
L T

= + A =
o
V
R
(2.14)

Eliminating
1
from 2.13 and 2.14,


2
2
4
1 1
o
d
V
V
K
D
=
+ +
(2.15)

d
V
0
0
d
V
0
V
L
i
L
v
0
(1 )
s
D T
s
DT
1 s
T A
2 s
T A
s
DT
OB LB
I I =
1 s
T A
s
DT
s
T
(1 )
s
D T
0
V
oi
v
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 12 F. Rahman/July 2010
o
d
V
V

Figure 2.7
With DCM,
1. V
o
is higher than DV
d
.
2. As D increases, V
o
does not increase
proportionately with D, implying loss of voltage
gain.
3. For Buck converters, DCM operation is normally
avoided. However, DCM operation may still take
place during transient operation.

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 13 F. Rahman/July 2010
2.3 Review of the Boost converter











Figure 2.8

From volt-second balance, assuming CCM

V
d
DT
s
+ (V
d
V
o
)(1 D)T
s
= 0
o
d
V 1
V 1 D
=

(2.16)

From power balance, V
d
I
d
= V
o
I
o

o
d
I
1 D
I
= (2.17)
From 2.17,
( )
o d
L d
2
V V 1
I I
R 1 D
1 D R
= = =


(2.18)
R
(Load)
+
i
D
+ v
L

i
L
V
o
C
V
d
i
c
D
I
o

i
d
T
V
d

V
d
V
0
i
L
( )
0
L
V
I
R 1 D
=

0
T
s
DT
s
v
L

I
o
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 14 F. Rahman/July 2010
The inductor current ripple is given by

d
L s
V
i DT
L
A =
d
L s
DV
L
i f A
= (2.19)
For a given ripple specification L may be found from this
equation. However, boost DC-DC converters are usually
operated in DCM so that the assumption of small V
o
may
not hold well and i
L
may not be small. Obtaining L from
consideration of keeping the converter in DCM up to the
highest load is a better approach for finding the required
L.
The boundary between CCM and DCM
At the boundary

0
1 1 (1 )
2 2 2
d
LB L s s
V D V
I i DT DT
L L

= A = =
(2.20)

whereas

0
0
1 1
(1 ) (1 )
L d
V
I I I
D R D
= = =

(2.21)

Thus I
L
< I
LB
implies DCM operation. Thus, at the
boundary

0 0
1 (1 )
(1 ) 2
s
V D V
DT
R D L


ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 15 F. Rahman/July 2010

( )
2
S
2L
D 1 D
RT
=
(2.22)

Hence,
( )
2 2
1
Crit
s
L
K D D K
RT
= < =
is the condition for
operation in DCM.

Boost converter in DCM






Figure 2.9
R
(Load)
+
i
D
+ v
L

i
L
V
o
C
V
d
i
c
D
I
o

i
d
T
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 16 F. Rahman/July 2010
( )
2
K D 1 D =

Figure 2.10
V
o
versus D with DCM
From charge balance of C, the average diode current,
I
D
= I
o
= V
o
/R. (2.23)

d s 1 s o
D
s
V DT T V 1
I
T L 2 R
A
= = (2.24)
From volt-second balance across L,

( )
d s d o 1 s
V DT V V T 0 A + =

1
o
1
D
V
A
A
+
= (2.25)
By eliminating
1
between 2.24 and 2.25,
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 17 F. Rahman/July 2010

2
o
d
4D
1 1
V
K
V 2
+ +
= for K < K
crit
(2.26)
o
d
V
V

Figure 2.11
Note: for K 0.05 or lower,

o
d
V 1 D
V 2
K
~ + (2.27)

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 18 F. Rahman/July 2010
The Boost (filter) capacitor C and output
voltage ripple V
o
.
The capacitor C can be found from the consideration that
during DT
s
, C drives the load current I
o
= V
o
/R, which
produces the voltage ripple V
o
. Thus, charge lost by C
during DT
s
is I
o
DT
s
, so that

o s
o
V DT
V
RC
A = (2.28)
C can be specified from this equation. (Note that 2.28
assumes CCM operation).


ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 19 F. Rahman/July 2010
2.3 Review of Buck-Boost converter


D
C
R
L
T
V
d

i
L +

V
o

I
o

i
d

i
D








Figure 2.12
When T is ON:

L d
v V =

When T is OFF:

0 L
v V =

From volt-second balance across L,
V
d

L
i
0
V
s
T
t
on
= DT
s
t
off
t
v
L

I
L
= I
d
+ I
o

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 20 F. Rahman/July 2010

0
0
s
T
L
v dt =
}


0
(1 ) 0
d s s
V DT V D T + =


o
d
V D
V 1 d
=

(2.29)


From power balance

d o
P P =

We have

o
d
I 1 D
I D

=
(2.30)


The boundary between CCM and DCM
At the boundary

0
(1 ) 1 1
2 2 2
d
LB L s s
V D V
I i DT T
L L

= A = =
(2.31)

whereas

0
0 0 0
1
(1 ) (1 )
L d
V D
I I I I I
D R D
= + = + =

(2.32)
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 21 F. Rahman/July 2010
Thus, at the boundary

0 0
(1 ) 1
(1 ) 2
s
V D V
T
R D L



( )
2
s
2L
1 D
RT
=
(2.33)

Hence,
( )
2 2
1
Crit
s
L
K K D
RT
= = =
is the condition
for DCM.

The Buck-Boost converter in DCM

Figure 2.13
When 0 < t < DT
s
:
0
d
V
0
V
L
i
L
v
0
1 s
T A
2 s
T A
s
DT
OB LB
I I =
1 s
T A
s
DT
s
T
(1 )
s
D T
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 22 F. Rahman/July 2010

L d
v V =

When DT
s
< t < (D +
1
)T
s
:

0 L
v V =

When (D +
1
)T
s
< t < T
s
:

0
L
v =

From the volt-second balance across L,

0
0
s
T
L
v dt =
}


1
1
( )
0
0 ( )
0 0
s s s
s s
DT D T T
d
DT D T
V dt V dt dt
+A
+A
+ + =
} } }


0 1
( ) 0
d s s
V DT V T + A =


o
d 1
V D
V
=
A

From power balance:

d o
P P =

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 23 F. Rahman/July 2010

d
o 1
I D
I
=
A

So

0
0
1 1
d
D D V
I I
R
= =
A A

Moreover, in DCM, we have

o o o 1
L d o
1 1
V V V D D
I I I
R R R
+ A
= + = + =
A A

Where

1 1
1 1
.( ) . .( )
2 2
d d
L s s s
s
V V
I DT D T DT D
L T L
= + A = + A

So
1 0
1
1
.( )
2
d
s
V D V
DT D
L R
+ A
+ A =
A


0 0
1
2 1 1
s d d
L V V
K
RT V D V D
A = =

From
0
1 d
V D
V
=
A


0
0
1
d
d
V D
V
V
K
V D
=

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 24 F. Rahman/July 2010

2
2
0
d
V
K D
V
| |
=
|
\ .


o
d
V D
V
K
= (2.34)

Output voltage ripple


o s o s
o
I DT V DT Q
V
C C RC
A
A = = =
(2.35)

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 25 F. Rahman/July 2010
2.4 4
th
order DC-DC converters
The Buck, Boost and Buck-boost converters suffer from
large input current ripple. This calls for large input filter
components.

4
th
order converter circuits avoid this problem. In fact, the
input current ripple can be made arbitrarily small.
Regenerative operation is also easy to include.







Buck





Boost






Buck-boost

Figure 2.14

V
d

R
(Load)
i
o
V
o
C
i
L
L
+ v
L

D
i
d
+
v
oi


v
o


D
C R
L
T
V
d

i
L


V
o

+
I
o

i
d
i
D

R
+
i
D
+ v
L

i
L
V
C V
i
c
D
I
i
d
T
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 26 F. Rahman/July 2010
Ck Converter (Boost-Buck)


L
1

i
L1
C
1
L
2 i
L2
+ v
L1

+ v
c1

+ v
L2

+

v
o


C
R
(Load)

V
d
V
o
i
d

+
D
T

I
o

(a)


L
1

i
L1
C
1
L
2 i
L2
+ v
L1
-
+ v
c1
-
- v
L2
+
-
v
o

+
C
R
V
d
V
o
i
d

D
I
o


L
1 i
L1
C
1
L
2
i
L2
+ v
L1
- + v
c1
-
- v
L2
+
-
v
o

+
C R
V
d
V
o
i
d
I
o


(b) Circuit during t
on
(= DTs) (c) Circuit during t
off


DT
s
(1 D)T
s
i
L1
v
L1

V
d
V
d
- V
c1=


V
o

v
L2
i
L2
0
0
I
L1

I
L2

V
c1
V
o
V
o

DT
s
(1 D)T
s


Figure 2.15 Ck converter circuit and waveforms.
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 27 F. Rahman/July 2010
During t
on
, the inductor current i
L1
build up, as in a boost
converter. During t
off
, C
1
charges up by the current in L
1

and the DC source V
d
, with rise in positive polarity
voltage on the left side plate of C
1
. During this time diode
D conducts and i
L1
which charges C
1
through the diode,
falls.

During t
on
, C
1
discharges through T, reverse biases the
diode D and charges capacitor C with its lower plate
becoming positively charged. The inductor current i
L2

rises during this time, as does i
L1
. We assume that the
capacitors C1 and C are large enough so that the voltage
across them remains constant during the switching period
T
s
. [This implies that the current transients are straight
lines]. Assuming continuous conduction of current in L
1

and L
2
, and that average voltages across the inductors are
zero in the steady-state,

C1 d o
V V V = +
. (2.36)

From volt-sec balance for L
1
:

L1
v dt 0 =
}


d s d c1 s
V DT (V V )( 1 D)T 0 + =
.. (2.37)

c1 d
1
V V
1 D
=

. (2.38)



ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 28 F. Rahman/July 2010
From volt-second balance for L
2
:


L2
v dt 0 =
}



c1 0 0 s
(V V )DTs ( V )( 1 D)T 0 + + =
(2.39)


c1 o
1
V V
D
=
(2.40)


o
d
V D
V 1 D
=

(2.41)

From power balance,


D
D
I
I
d

=
1
0
. (2.42)


d d
L1 s
1 1 s
V V D
i DT
L L f
A = =
.. (2.43)


c1 o d
L2 s
2 2 s
V V V D
i DT
L L f
A

= =
.. (2.44)

From 2.43 and 2.44, it is clear that iL
1
and iL
2
both be
made arbitrarily small by selecting f
s
, L
1
and L
2

appropriately.

Note that for this converter,

I
L1
= I
d
, I
o
= I
L2
,

where
o
o
V
I
R
=
. (2.45)
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 29 F. Rahman/July 2010
Also from power balance,

d L1 o L2
V I V I =
so that
o L1
L2 d
V I
I V
=
(2.46)

From (2.41) and (2.42),


2
d
L1
2
D V
I
R( 1 D)
=

. (2.47)

As before,

2
L1 d d
L1,min L1
2
1 s
i D V DV
i I
2 2L f
R( 1 D)
A
= =



For continuous conduction,
L1,min
i 0 >
,


2
1min
s
( 1 D) R
L
2Df

>
so that
( )
2
s
1 D
2L
RT D

> (2.48)

Similarly, for continuous conduction


2min
s
( 1 D)R
L
2 f

>
so that
2
s
2L
1 D
RT
> (2.49)

Note that the output stage comprising of L
2
, C, R and D is
similar to the buck converter, so that by analogy, the
output filter capacitor value is given by,


o
2
o
2 s
V 1 D
V
8L Cf
A
=
(2.50)
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 30 F. Rahman/July 2010
Single-Ended Primary Inductance Converter (SEPIC)

The SEPIC converter delivers the output DC voltage in
the same polarity as the input, unlike the Ck converter.



L
1
i
L1
C
1
D

i
L2
+ v
L1

+ v
c1


v
L2

+
+

v
o

C R
(Load)

V
d
V
o
i
d

+
L
2
T

I
o
i
D



Figure 2.16
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 31 F. Rahman/July 2010
During t
on
, the diode D is open (i.e., off) and during t
off
, D
is on. It may be assumed that V
c1
and V
o
remains constant
during a switching period and that the inductors have
continuous conduction. Note that for the DC voltage
balance for this converter, V
c1
= V
d
V
o
.

From volt-second balance across L
1
:


| |( )
1
( 1 0
d s d c o s
V DT V V V D T + =


1
1
d
c o
V
V V
d
+ =

(2.51)

From volt-second balance across L
2
:

( )
1
1 0
c s o s
V DT V D T =


1
o
c o
V
V V
D
+ = (2.52)


1
o
d
V D
V D
=

(2.53)

From power balance, V
o
I
o
= V
d
I
d
, so that


1
o
d
I D
I D

= where I
o
= V
o
/R (2.54)

The current ripple in L
1
is given by
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 32 F. Rahman/July 2010

( ) ( )
1
1 1 1
1 1
o o d s s
L
s
V D D V V DT DT
i
L D L L f

A = = = (2.55)

The current ripple in L
1
is given by


( )
1
2
2 2
1
o c
L s
s
D V V
i DT
L L f

A = = (2.56)

Using 2.55 and 2.56, f
s
, L
1
and L
2
can be selected so that
the current ripples in these inductors are arbitrarily small.

Operation on the boundary of CCM and DCM

For L
1
:



Figure 2.17


1max
1
d s
L
V DT
i
L
= (2.57)


( ) ( )
1
1 1 1
1 1
2 2 2
o o d s s
L B d
s
V D V D V DT DT
I I
L D L L f

= = = =

(2.58)
ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 33 F. Rahman/July 2010
For I
o
= V
o
/R,
1
o
d
V D
I
R D
=

(2.59)

Now, I
d
> I
L1B
implies CCM, and I
d
< I
L1B
implies DCM.

The boundary between CCM and DCM in L
1
is given by


( )
1
1
1 2
o o
s
V D V D
R D L f

.


( )
2
1
1 2
s
D L
K
RT D

= > for operation in CCM (2.60)



For L
2
:

Assuming that i
L1
is continuous when i
L2
is on the
boundary of CCM and DCM.


Figure 2.18


( )
1
2max
2 2
d o s c s
L
V V DT V DT
i
L L

= = (2.61)

ELEC9711 Advanced Power Electronics
Section 2 DC-DC converters 34 F. Rahman/July 2010

( )
2
2
2
d o s
L B
V V DT
I
L

= (2.62)

The load current I
o
is also the average of the diode current
I
D
. Inductor currents i
L1
and i
L2
flow through the diode
during (1 D)T
s
. Thus,


( ) ( )
( )
2
1 1
1
2
d o s d s
D s
s s
V V DT I D T
I D T
T L T

= +


( )
( )
( )
2
1
1
1
1 2
o o s
s
o
s
D
V V D D T
D T D D
I
D T L

(

(


= +




( ) ( )
2
1 2 1
2
o s o
V D D T DV
R L

= +
(2.63)


Now,
( ) ( )
2
1 2 1
2
o s o o
V D D T DV V
R L R

+ > implies DCM

Thus, the condition for current i
L2
in DCM is


( ) ( ) ( )
2
1 2 1 1
2
o S o
D D V T D V
L R

>
i.e.,
2
2
1 2
s
L
K D
RT
= <
for DCM. (2.64)

Você também pode gostar