Você está na página 1de 10

Freescale Semiconductor MMA3201D

Technical Data Rev 4, 03/2006

Surface Mount
Micromachined Accelerometer MMA3201
The MMA3200 series of dual axis (X and Y) silicon capacitive, micromachined
accelerometers features signal conditioning, a 4-pole low pass filter and
temperature compensation, and separate outputs for the two axes. Zero-g offset
full scale span and filter cut-off are factory set and require no external devices. A
full system self-test capability verifies system functionality. MMA3201D: X-Y AXIS SENSITIVITY
MICROMACHINED
Features ACCELEROMETER
• Sensitivity in two separate axes: 40g X-axis and 40g Y-axis ±40g
• Integral Signal Conditioning
• Linear Output
• Ratiometric Performance
• 4th Order Bessel Filter Preserves Pulse Shape Integrity
• Calibrated Self-test
• Low Voltage Detect, Clock Monitor, and EPROM Parity Check Status
• Transducer Hermetically Sealed at Wafer Level for Superior Reliability
• Robust Design, High Shocks Survivability

Typical Applications
• Vibration Monitoring and Recording
• Impact Monitoring D SUFFIX
• Appliance Control EG SUFFIX (Pb-FREE)
• Mechanical Bearing Monitoring 20-LEAD SOIC
CASE 475A-01
• Computer Hard Drive Protection
• Computer Mouse and Joysticks
• Virtual Reality Input Devices
• Sports Diagnostic Devices and Systems

ORDERING INFORMATION
Device Name Temperature Range Case No, Package
MMA3201D –40 to +125°C 475A-01 SOIC-20
MMA3201DR2 –40 to +125°C 475A-01 SOIC-20, Tape & Reel
MMA3201EG –40 to +125°C 475A-01 SOIC-20
MMA3201EGR2 –40 to +125°C 475A-01 SOIC-20, Tape & Reel

VDD
N/C 1 20 GND
G-Cell Temp N/C 2 19 N/C
Integrator Gain Filter Comp VOUT
Sensor N/C 3 18 N/C
N/C 4 17 N/C
ST 5 16 N/C
ST
Control Logic & Clock XOUT 6 15 N/C
Self-test Oscillator
EPROM Trim Circuits Generator VSS STATUS 7 14 N/C
VSS 8 13 N/C
VDD 9 12 N/C
STATUS AVDD 10 11 YOUT

Figure 1. Simplified Accelerometer Functional Block Diagram Figure 2. Pin Connections

© Freescale Semiconductor, Inc., 2006. All rights reserved.


Table 1. Maximum Ratings
(Maximum ratings are the limits to which the device can be exposed without causing permanent damage.)

Rating Symbol Value Unit

Powered Acceleration (all axes) Gpd 1500 g

Unpowered Acceleration (all axes) Gupd 2000 g

Supply Voltage VDD –0.3 to +7.0 V

Drop Test(1) Ddrop 1.2 m

Storage Temperature Range Tstg –40 to +125 °C

1. Dropped onto concrete surface from any axis.

ELECTRO STATIC DISCHARGE (ESD)

WARNING: This device is sensitive to electrostatic


discharge.
Although the Freescale accelerometers contain internal performance or cause failure of the chip. When handling the
2 kV ESD protection circuitry, extra precaution must be taken accelerometer, proper ESD precautions should be followed
by the user to protect the chip from ESD. A charge of over to avoid exposing the device to discharges which may be
2000 volts can accumulate on the human body or associated detrimental to its performance.
test equipment. A charge of this magnitude can alter the

MMA3201D
Sensors
2 Freescale Semiconductor
Table 2. Operating Characteristics
(Unless otherwise noted: –40°C ≤ TA ≤ +105°C, 4.75 ≤ VDD ≤ 5.25, X and Y Channels, Acceleration = 0g, Loaded output.(1))
Characteristic Symbol Min Typ Max Unit
Operating Range(2)
Supply Voltage(3) VDD 4.75 5.00 5.25 V
Supply Current IDD 6 8 10 mA
Operating Temperature Range TA –40 — +125 °C
Acceleration Range gFS — 45 — g

Output Signal
Zero g (TA = 25°C, VDD = 5.0 V)(4) VOFF 2.35 2.5 2.65 V
Zero g VOFF,V 0.46 VDD 0.50 VDD 0.54 VDD V
Sensitivity (TA = 25°C, VDD = 5.0 V)(5) S 45 50 55 mV/g
Sensitivity SV 9.3 10 10.7 mV/g/V
Bandwidth Response f–3dB 360 400 440 Hz
Nonlinearity NLOUT –1.0 — +1.0 % FSO

Noise
RMS (.01 Hz – 1 kHz) nRMS — — 2.8 mVrms
Power Spectral Density nPSD — 110 — µV/(Hz1/2)
Clock Noise (without RC load on output)(6) nCLK — 2.0 — mVpk

Self-Test
Output Response gST 9.6 12 14.4 g
Input Low VIL VSS — 0.3 × VDD V
Input High VIH 0.7 × VDD — VDD V
Input Loading(7) IIN –30 –110 –300 µA
Response Time(8) tST — 2.0 – ms
Status(9), (10)
Output Low (Iload = 100 µA) VOL — — 0.4 V
Output High (Iload = 100 µA) VOH VDD –.8 — — V

Minimum Supply Voltage (LVD Trip) VLVD 2.7 3.25 4.0 V


Clock Monitor Fail Detection Frequency fmin 50 — 260 kHz

Output Stage Performance


Electrical Saturation Recovery Time(11) tDELAY — 0.2 — ms
Full Scale Output Range (IOUT = 200 µA) VFSO 0.25 — VDD–0.25 V
Capacitive Load Drive(12) CL — — 100 pF
Output Impedance ZO — 300 — W

Mechanical Characteristics
Transverse Sensitivity(13) VXZ,YZ — — 5.0 % FSO
Package Resonance fPKG — 10 — kHz

1. For a loaded output the measurements are observed after an RC filter consisting of a 1 kΩ resistor and a 0.01 µF capacitor to ground.
2. These limits define the range of operation for which the part will meet specification.
3. Within the supply range of 4.75 and 5.25 volts, the device operates as a fully calibrated linear accelerometer. Beyond these supply limits the
device may operate as a linear device but is not guaranteed to be in calibration.
4. The device can measure both + and – acceleration. With no input acceleration the output is at midsupply. For positive acceleration the output
will increase above VDD/2 and for negative acceleration the output will decrease below VDD/2.
5. The device is calibrated at 20g.
6. At clock frequency ≅70 kHz.
7. The digital input pin has an internal pull-down current source to prevent inadvertent self test initiation due to external board level leakages.
8. Time for the output to reach 90% of its final value after a self-test is initiated.
9. The Status pin output is not valid following power-up until at least one rising edge has been applied to the self-test pin. The Status pin is high
whenever the self-test input is high, as a means to check the connectivity of the self-test and Status pins in the application.
10. The Status pin output latches high if a Low Voltage Detection or Clock Frequency failure occurs, or the EPROM parity changes to odd. The
Status pin can be reset low if the self-test pin is pulsed with a high input for at least 100 µs, unless a fault condition continues to exist.
11. Time for amplifiers to recover after an acceleration signal causing them to saturate.
12. Preserves phase margin (60°) to guarantee output amplifier stability.
13. A measure of the device's ability to reject an acceleration applied 90° from the true axis of sensitivity.

MMA3201D
Sensors
Freescale Semiconductor 3
PRINCIPLE OF OPERATION
The Freescale accelerometer is a surface-micromachined SPECIAL FEATURES
integrated-circuit accelerometer.
The device consists of a surface micromachined Filtering
capacitive sensing cell (g-cell) and a CMOS signal The Freescale accelerometers contain an on board 4-pole
conditioning ASIC contained in a single integrated circuit switched capacitor filter. A Bessel implementation is used
package. The sensing element is sealed hermetically at the because it provides a maximally flat delay response (linear
wafer level using a bulk micromachined “cap'' wafer. phase) thus preserving pulse shape integrity. Because the
The g-cell is a mechanical structure formed from filter is realized using switched capacitor techniques, there is
semiconductor materials (polysilicon) using semiconductor no requirement for external passive components (resistors
processes (masking and etching). It can be modeled as a set and capacitors) to set the cut-off frequency.
of beams attached to a movable central mass that move
between fixed beams. The movable beams can be deflected Self-Test
from their rest position by subjecting the system to an The sensor provides a self-test feature that allows the
acceleration (Figure 3). verification of the mechanical and electrical integrity of the
As the beams attached to the central mass move, the accelerometer at any time before or after installation. This
distance from them to the fixed beams on one side will feature is critical in applications such as automotive airbag
increase by the same amount that the distance to the fixed systems where system integrity must be ensured over the life
beams on the other side decreases. The change in distance of the vehicle. A fourth “plate'' is used in the g-cell as a self-
is a measure of acceleration. test plate. When the user applies a logic high input to the self-
The g-cell beams form two back-to-back capacitors test pin, a calibrated potential is applied across the self-test
(Figure 4). As the central mass moves with acceleration, the plate and the moveable plate. The resulting electrostatic
distance between the beams change and each capacitor's force (Fe = 1/2 AV2/d2) causes the center plate to deflect. The
value will change, (C = NAε/D). Where A is the area of the resultant deflection is measured by the accelerometer's
facing side of the beam, ε is the dielectric constant, D is the control ASIC and a proportional output voltage results. This
distance between the beams, and N is the number of beams. procedure assures that both the mechanical (g-cell) and
The X-Y device contains two structures at right angles to electronic sections of the accelerometer are functioning.
each other.
The CMOS ASIC uses switched capacitor techniques to Ratiometricity
measure the g-cell capacitors and extract the acceleration
Ratiometricity simply means that the output offset voltage
data from the difference between the two capacitors. The
and sensitivity will scale linearly with applied supply voltage.
ASIC also signal conditions and filters (switched capacitor)
That is, as you increase supply voltage the sensitivity and
the signal, providing a high level output voltage that is
offset increase linearly; as supply voltage decreases, offset
ratiometric and proportional to acceleration.
and sensitivity decrease linearly. This is a key feature when
interfacing to a microcontroller or an A/D converter because
it provides system level cancellation of supply induced errors
Acceleration
Acceleration
in the analog to digital conversion process.

Status
Freescale accelerometers include fault detection circuitry
and a fault latch. The Status pin is an output from the fault
latch, OR'd with self-test, and is set high whenever one (or
more) of the following events occur:
• Supply voltage falls below the Low Voltage Detect (LVD)
voltage threshold
Figure 3. Transducer Figure 4. Equivalent • Clock oscillator falls below the clock monitor minimum
Physical Model Circuit Model frequency
• Parity of the EPROM bits becomes odd in number.
The fault latch can be reset by a rising edge on the self-test
input pin, unless one (or more) of the fault conditions
continues to exist.

MMA3201D
Sensors
4 Freescale Semiconductor
BASIC CONNECTIONS

Pinout Description PCB Layout

STATUS P1
N/C 1 20 GND
2 19 N/C ST P0
N/C
XOUT R A/D In
N/C 3 18 N/C

Accelerometer

Microcontroller
1 kΩ C 0.1 µF
N/C 4 17 N/C VSS
ST 5 16 N/C YOUT R A/D In
C 0.1 µF
XOUT 6 15 N/C 1 kΩ C 0.1 µF
VSS VDD
STATUS 7 14 N/C C 0.1 µF
VSS 8 13 N/C VDD
VRH
VDD 9 12 N/C
C 0.1 µF
AVDD 10 11 YOUT

Power Supply
Pin No. Pin Name Description
Figure 6. Recommended PCB Layout for Interfacing
1 thru 3 — Leave unconnected.
Accelerometer to Microcontroller
4 — No internal connection. Leave
unconnected. NOTES:
5 ST Logic input pin used to initiate self-test. 1. Use a 0.1 µF capacitor on VDD to decouple the power
source.
6 XOUT Output voltage of the accelerometer. X
Direction. 2. Physical coupling distance of the accelerometer to the
microcontroller should be minimal.
7 STATUS Logic output pin to indicate fault.
3. Place a ground plane beneath the accelerometer to
8 VSS The power supply ground. reduce noise, the ground plane should be attached to
9 VDD The power supply input. all of the open ended terminals shown in Figure 6.

10 AVDD Power supply input (Analog). 4. Use an RC filter of 1 kΩ and 0.01 µF on the output of
the accelerometer to minimize clock noise (from the
11 YOUT Output voltage of the accelerometer. Y switched capacitor filter circuit).
Direction.
5. PCB layout of power and ground should not couple
12 thru 16 — Used for factory trim. Leave power supply noise.
unconnected.
6. Accelerometer and microcontroller should not be a
17 thru 19 — No internal connection. Leave high current path.
unconnected.
7. A/D sampling rate and any external power supply
20 GND Ground. switching frequency should be selected such that they
do not interfere with the internal accelerometer
sampling frequency. This will prevent aliasing errors.

VDD MMA3201D 7
STATUS
Logic 5
ST R1
Input
1 kΩ
9
VDD XOUT 6 X Output
Signal
C1 C2
10
0.1 µF AVDD 0.01 µF
8
VSS R2
11 1 kΩ Y Output
YOUT
Signal
C3
0.01 µF

Figure 5. SOIC Accelerometer with Recommended


Connection Diagram

MMA3201D
Sensors
Freescale Semiconductor 5
Dynamic Acceleration Sensing Direction

+Y

N/C 1 20 GND
N/C 2 19 N/C

Acceleration of the N/C 3 18 N/C


package in the +X and N/C 4 17 N/C Activation of Self test moves
+Y direction (center plates the center plates in the -X
+X ST 5 16 N/C –X
move in the -X and -Y and -Y direction, resulting in
XOUT 6 15 N/C an increase in the X and Y
direction) will result in an
increase in the X and Y STATUS 7 14 N/C outputs.
outputs. VSS 8 13 N/C
VDD 9 12 N/C
AVDD 10 11 YOUT

–Y

20-Pin SOIC Package


N/C pins are recommended to be left FLOATING

Top View

Static Acceleration Sensing Direction

10 9 8 7 6 5 4 3 2 1

Direction of Earth’s gravity field.*

11 12 13 14 1516 17 18 19 20

Front View Side View

* When positioned as shown, the Earth’s gravity will result in a positive 1g output in the X channel.

MMA3201D
Sensors
6 Freescale Semiconductor
MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total footprint, the packages will self-align when subjected to a
design. The footprint for the surface mount packages must be solder reflow process. It is always recommended to design
the correct size to ensure proper solder connection interface boards with a solder mask layer to avoid bridging and
between the board and the package. With the correct shorting between solder pads.

0.050 in.
0.380 in. 1.27 mm
9.65 mm

0.024 in.
0.610 mm

0.080 in.
2.03 mm

Figure 7. Footprint SOIC-20 (Case 475A-01)

MMA3201D
Sensors
Freescale Semiconductor 7
PACKAGE DIMENSIONS

PAGE 1 OF 2

CASE 475A-01
ISSUE B
20-LEAD SOIC

MMA3201D
Sensors
8 Freescale Semiconductor
PACKAGE DIMENSIONS

PAGE 2 OF 2

CASE 475A-01
ISSUE B
20-LEAD SOIC

MMA3201D
Sensors
Freescale Semiconductor 9
How to Reach Us: RoHS-compliant and/or Pb-free versions of Freescale products have the functionality
and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free
Home Page: counterparts. For further information, see http://www.freescale.com or contact your
www.freescale.com Freescale sales representative.

E-mail:
For information on Freescale’s Environmental Products program, go to http://
support@freescale.com
www.freescale.com/epp.
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com
Information in this document is provided solely to enable system and software
Europe, Middle East, and Africa: implementers to use Freescale Semiconductor products. There are no express or
Freescale Halbleiter Deutschland GmbH implied copyright licenses granted hereunder to design or fabricate any integrated
Technical Information Center circuits or integrated circuits based on the information in this document.
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English) Freescale Semiconductor reserves the right to make changes without further notice to
+46 8 52200080 (English) any products herein. Freescale Semiconductor makes no warranty, representation or
+49 89 92103 559 (German) guarantee regarding the suitability of its products for any particular purpose, nor does
+33 1 69 35 48 48 (French) Freescale Semiconductor assume any liability arising out of the application or use of any
support@freescale.com
product or circuit, and specifically disclaims any and all liability, including without
Japan: limitation consequential or incidental damages. “Typical” parameters that may be
Freescale Semiconductor Japan Ltd. provided in Freescale Semiconductor data sheets and/or specifications can and do vary
Headquarters in different applications and actual performance may vary over time. All operating
ARCO Tower 15F parameters, including “Typicals”, must be validated for each customer application by
1-8-1, Shimo-Meguro, Meguro-ku, customer’s technical experts. Freescale Semiconductor does not convey any license
Tokyo 153-0064 under its patent rights nor the rights of others. Freescale Semiconductor products are
Japan not designed, intended, or authorized for use as components in systems intended for
0120 191014 or +81 3 5437 9125
support.japan@freescale.com surgical implant into the body, or other applications intended to support or sustain life,
or for any other application in which the failure of the Freescale Semiconductor product
Asia/Pacific: could create a situation where personal injury or death may occur. Should Buyer
Freescale Semiconductor Hong Kong Ltd. purchase or use Freescale Semiconductor products for any such unintended or
Technical Information Center unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and
2 Dai King Street its officers, employees, subsidiaries, affiliates, and distributors harmless against all
Tai Po Industrial Estate claims, costs, damages, and expenses, and reasonable attorney fees arising out of,
Tai Po, N.T., Hong Kong directly or indirectly, any claim of personal injury or death associated with such
+800 2666 8080
support.asia@freescale.com unintended or unauthorized use, even if such claim alleges that Freescale
Semiconductor was negligent regarding the design or manufacture of the part.
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
P.O. Box 5405
Denver, Colorado 80217 All other product or service names are the property of their respective owners.
1-800-441-2447 or 303-675-2140 © Freescale Semiconductor, Inc., 2006. All rights reserved.
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

MMA3201D
Rev. 4
03/2006

Você também pode gostar