Escolar Documentos
Profissional Documentos
Cultura Documentos
Assembly Language
Dr. Salma Hamdy
9/30/2013
s.hamdy@cis.asu.edu.eg
Computer Architecture
Computer = HW + SW
9/30/2013
9/30/2013
9/30/2013
9/30/2013
ISA prepares the microprocessor to respond to all the user commands like execution of data, copying data, deleting it, editing, etc.
9/30/2013 7
IS
The group of instructions given to the computer. Opcode + Operand
9/30/2013
CPU performance depends on Instruction Count, CPI (Cycles per instruction) and Clock cycle time. And all three are affected by the instruction set architecture.
9/30/2013 9
Memory was expensive bigger program more storage more money. Reduce number of instructions per program by having multiple operations within a single instruction. Lead to many different kinds of instructions that access memory. Variable length instruction. Unpredictable fetch-decode-execute time. More complex instruction set Handled by hardware. Example: x86 ISA
9/30/2013 12
To reduce the ISA Provide minimal set of instructions that could carry out all essential operations. Instruction complexity is reduced by: 1. Having few simple instructions that are the same length. 2. Allow memory access only with explicit load/store instructions. Each instruction performs less work. Instruction execution time among different instructions is consistent. The complexity that is removed from ISA is moved into the domain of the assembly programmer/compiler. 9/30/2013 13 Examples: LC3, MIPS, PowerPC (IBM), SPARC (Sun).
RISC
Simple instructions, few in number. Fixed length instructions. Complexity in compiler. Only LOAD/STORE instructions access memory. Few addressing modes.
14
Building A Computer
Adapt an architecture. - CISC Implement the design, organization, and IS of that architecture. - Mano - Intel x86
9/30/2013 16
8086 Assembly.
9/30/2013
17
18
CSW 353
(Assembly Language)
Computer Architecture
9/30/2013 21
Course page
https://piazza.com/faculty_of_computer_and_information_sciences/fall 2013/csw353/home
Cheating and copied assignments, programs, projects, or code segments, will not be tolerated.
25
28
29
Chapter 8: CPU
1. Logic Gates
Two voltage levels high and low (1 and 0, true and false). Hence, the use of binary arithmetic/logic in all computers. The manipulation of binary information is done by logic circuits called gates (AND, OR, NOT, etc.)
9/30/2013 32
2. Boolean Algebra
Equations involving two values and three primary operators: OR : symbol + , X = A + B X is true if at least one of A or B is true AND : symbol . , X = A . B X is true if both A and B are true NOT : symbol , X = A X is the inverted value of A (or symbol ).
9/30/2013 33
9/30/2013
34
9/30/2013
35
9/30/2013
36
Can be compressed by only representing cases that have an output of 1 map simplification
9/30/2013 37
3. Combinational Circuits
A connected arrangement of logic gates with a set of inputs and outputs. For generating binary control decisions, and provide components required for data processing.
9/30/2013
39
9/30/2013
40
9/30/2013
41
9/30/2013
42
4. Clock
A microprocessor is composed of many different circuits that are operating simultaneously if each circuit X takes in inputs at time TIX, takes time TEX to execute the logic, and produces outputs at time TOX, imagine the complications in co-ordinating the tasks of every circuit. A major school of thought (used in most processors built today): all circuits on the chip share a clock signal (a square wave) that tells every circuit when to accept inputs, how much time they have to execute the logic, and when they must produce outputs.
9/30/2013
43
4. Clock (cont.)
Rising clock edge Cycle time
9/30/2013
44
5. Flip Flops
Until now, circuits were combinational when inputs change, the outputs change after a while (time = logic delay through circuit).
Most systems include storage elements need a signal to affect the stored value at discrete instants of time clock pulse.
9/30/2013
45
9/30/2013
47
9/30/2013
48
6. Sequential Circuits
Consists of combinational circuit and a storage element. Rising edge of clock causes the state storage to store some input values. This state will not change for an entire cycle (until next rising edge).
9/30/2013
49
9/30/2013
50
9/30/2013
52
9/30/2013
53
9/30/2013
54
9/30/2013
55
9/30/2013
57
?
FF Clock
9/30/2013
58
9/30/2013
59
9/30/2013
60
9/30/2013
61
9/30/2013
62
Next Lecture
Continue review of digital design basics.
9/30/2013
63
Assignment
- Reading: Chapter 1.
9/30/2013
64
References
- Digital Design, 4th ed, M. Morris Mano, Prentice Hall, 2006.
-http://www.engineersgarage.com/articles/risc-and-ciscarchitecture?page=1 -http://electronics.stackexchange.com/questions/4185/whatare-different-types-of-computer-architectures -http://www.yale.edu/pclt/PCHW/clockidea.htm