Escolar Documentos
Profissional Documentos
Cultura Documentos
1.961 0.9664 ( )
o
vd
v z Z Z Z
G z
Z Z Z d z
+ +
= =
+
(1)
Taking this transfer function the control-loop is designed here.
If the digital controller transfer function is
c
G (z) then the
loopgain is defined as
vd c
T(z)=G (z)G (z) (2)
Although several different types digital compensators can
easily be designed, but a second order digital compensator is
sufficient enough for the HSFBC closed-loop regulation
purpose and its form is:
( )( )
( )
( 1)( )
c
k z a z b
G z
z z c
=
(3)
III. DIGITAL CONTROLLER DESIGN
There are several controlling methods such as single-loop
and multi-loop control techniques are reported in literature.
Each of these controlling techniques has their own advantages
and limitations. In load voltage regulation control applications
single-loop voltage-mode strategy is simple in implementation
and also results in reasonably good dynamic response. In view
of this a single-loop voltage-mode digital controller is
discussed in this section. The converter transfer function
G
vd
(z) has three poles and three zeros and its frequency
response is almost flat upto 1 kHz. In view of this
characteristic the controller must be of kind to shape the low
frequency behavior such that the loopgain falls at least 20
dB/dec. In order to have this, a pole at z=1 is added in the
controller section. The second pole and two other zeros
location is decided based on the required gain and phase
margins. The following controller parameter selection: a=0.7,
b-0.93, c=0.989, k=0.000345 yields the loopgain stability
margins of GM=11 dB, PM=58
0
. One can optimize these
parameters, but the other combinations will either increase the
overshoot or settling time. Taking above control-loop transfer
function and digital controller the loopgain bode plot has been
obtained using MATLAB [11] and it is shown in Fig. 2. In
order to test the feasibility of the designed controller the
corresponding control law is transformed into discrete-transfer
function given by
1 2
3 4 5
( ) ( 1) ( 2 )
( ) ( 1) ( 2 )
d n k d n k d n
k e n k e n k e n
= +
+ + +
(4)
where, d(n) is control output duty ratio, e(n) is the error
voltage/current at n
th
sampling instant. This control laws is
then used in the closed loop simulations and experimentation.
IV. SIMULATION AND EXPERIMENTAL RESULTS
To verify the developed modeling and controller design, a
70 W HSFBC system was designed to supply a constant load
voltage of 100 V from a source voltage of 24 V and the power
stage, controller parameters, designed to meet the
specifications, are listed in Table I. Initially the soft-switching
performance of the proposed HSFBC converter is verified
through PSIM simulations and for illustration purpose steady-
state waveforms of switch current and voltage is shown in Fig.
3. These waveforms clearly indicate the soft-switching
transitions: zero voltage turn-ON of the switching devices and
zero-current turn-OFF of the diodes. The converter voltage
gain variation is computed against duty for different transition
time durations (a1~a5; 0.05 ~ 0.25 in steps of 0.05) and the
corresponding plot is shown in Fig. 4. Normalized voltage
stresses of the switching devices as well as diodes have been
computed against duty ratio variation as shown in Fig. 5. It is
clear that at higher voltage gains the diode stress will more
than the corresponding switch stress.
For the parameters given in Table I the closed-loop
converter system regulation capability is tested for: (i) load
perturbation of 100 50%, (ii) supply voltage change 24 V
20%. For simulation PSIM [12] power electronics simulator
was used. The simulation results for the above mentioned
cases are shown in Fig. 6. In both the cases the load voltage is
achieved and the dynamic response is taking about 5 msec
time. The designed compensator validity was also verified in
experiments and dynamic response measurements were
recorded for almost identical cases as that were created in
simulations and the corresponding measurement results are
shown in Fig. 7. These measurement results clearly indicate
controller regulation feature. Although there is no steady-state
error in the simulation and experimental results, but there is a
slight deviation in the responses. This is on account of non-
ideal parasitic components, which were present in the
experimentation, which are helping in damping out the
dynamic response oscillations.
Fig. 3. Steady-state waveforms showing switching transition of the HSFBC.
TABLE I
CONVERTER AND COMPENSATOR PARAMETERS
Power stage Digital compensator
L=250 H, Lr=10 H
C1=50 nF, C2=110 F,
C3=110 F
R= 150 , Vg=24 V
fs = 50 kHz
0.00345( 0.7)( 0.93)
( 1)( 0.983)
z z
z z
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
0
2
4
6
8
10
12
14
16
18
Duty ratio(D)
V
o
/
V
i
n
a1
a5
Fig. 4. Converter voltage gain variation with duty ratio.
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
D
n
o
r
m
a
l
i
s
e
d
v
o
l
t
a
g
e
s
t
r
e
s
s
e
s
Diode voltage stress
Switching devices stress
Fig. 5. Normalized voltage stress of switch/diode variation with duty ratio.
(a) Load resistance perturbation (R: 100 50 )
(b) Source voltage perturbation (V
g
: 24 30 V)
Fig. 6. Dynamic response of load voltage against perturbation.
(a) Load resistance perturbation (R: 150 100 )
(b) Source voltage perturbation (V
g
: 24 30 V)
Fig. 7. Experimentally measured dynamic response of load voltage.
V. CONCLUSIONS
In this paper the HSFBC converter steady-state
performance was analyzed by using circuit theory principles.
This analysis shows that the converter switching devices were
operating at zero-voltage turn-ON in each switching cycle.
Control-to-output z-domain transfer function was formulated,
using system identification toolbox of the MATALB, and then
used in the direct digital controller design using a pole-zero
placement technique. Closed-loop converter performance was
obtained both in simulation and experiment. These results
were in close agreement with each other and thus validated the
controller design.
VI. REFERENCES
[1] Veerachary. M, ``Two-loop voltage-mode control of coupled inductor
step-down buck converter,'' IEE Proc. On Electric Power Applications,
Vol. 152(6), pp. 1516 - 1524, 2005.
[2] Jian Liu, Zhiming Chen, Zhong Du, A new design of power supplies
for pocket computer system, IEEE Trans. on Ind. Electronics, 1998,
Vol. 45(2), pp. 228-234.
[3] Barrado. A, Lazaro. A and etc, "Linear-non-linear control for DCDC
Buck converters: stability and transient response analysis", IEEE
Applied Power Electronics Conference (APEC), 2004, pp.1329 -
1335.
[4] R. D. Middlebrook, Cuk. S, A general unified approach to modelling
switching converter power stage, IEEE Power electronics specialists
conference, 1976, pp. 13-34.
[5] Yuan kui, Wang cong-Qing A new approach to digital control
implementation of continuous-time system, Proceedings 1993
IEEE region 10 Conference on computer, communication control
and power Engineering, TENCON-199, pp. 386- 389.
[6] Prodic, A.; Maksimovic, D.; Erickson, R.W., Design and
implementation of a digital PWM controller for a high-frequency
switching DC-DC power converter, Industrial Electronics Society,
2001, pp. 893 898.
[7] M.Veerachary, Krishna Mohan, Robust Digital Voltage-mode
Controller for fifth order Boost Converter, IEEE Trans. On Ind.
Electronics, 2010, Vol. PP(99), pp. 1-15.
[8] Sungsik Park, Sewan Choi, Soft Switched CCM Boost Converters With
High Voltage Gain For High-Power Applications, IEEE Trans. On
Power Electronics, 2010, Vol. 25(5), pp. 1211-1217.
[9] Jianping Xu and C.Q.Lee, Unified Averaging Technique for the
Modeling of Quasi-Resonant Converters, IEEE Transactions on Power
Electronics, Vol. 13(3), 1998, pp. 556-563.
[10] M. Veerachary, R. Shekar, Digital Voltage-mode Controller Design
For High gain Soft-switching Boost Converter, IEEE Proc. On
PEDES2010, pp. 1-5.
[11] MATLAB, user manual, 2005.
[12] PSIM user manual, 2007.