Escolar Documentos
Profissional Documentos
Cultura Documentos
1 | P a g e
VISVESVARAYA TECHNOLOGICAL UNIVERSITY
Jnana Sangama, Belgaum-590014, Karnataka.
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR
PULSE DETECTION AND MEASUREMENT
carried out at
Defence Avionics Research Establishment,DRDO
SUBMITTED IN PARTIAL FULFILLMENT FOR THE AWARD OF
MASTER OF ENGINEERING In DIGITAL ELECTRONICS AND COMMUNICATION ENGG
For the academic year 2013-2014, Submitted by
JEEVITHA T
USN: 1DS12LEC06
Under the Guidance of
INTERNAL GUIDE NAME: EXTERNAL
GUIDE NAME:
Mrs. Kiran Gupta Mr.Hemanth Vasant Paranjape
Professor, Scientist E
Dept of E & C DARE,DRDO
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
2 | P a g e
Department of Electronics & Communication
DAYANANDA SAGAR COLLEGE OF ENGINEERING
Shavige Malleshwara Hills, Kumaraswamy Layout, Bangalore 560 078
CERTIFICATE
This is to certify that Jeevitha T carried out the Project on Evaluation of polyphase FFT architecture
for pulse detection and measurement under my guidance for the subject Project for the final year of
Master of Technology in Digital Electronics & Communication at DayanandaSagar College of
Engineering.
Head of Department, Assistant Professor,
Dr.Girish.V.Attimarad Prof. Kiran Gupta
--------------------------------- ---------------------------------
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
3 | P a g e
ACKNOWLEDGEMENT
The satisfaction and euphoria that accompany the successful completion of any task would be
incomplete without the mention of the people who made it possible, whose constant guidance and
encouragement crowned our effort with success.
I wish to place on record my grateful thanks to Dr.Girish.V.Attimarad,Head of the Department,
Electronics and Communication Engineering, for providing encouragement and oppurtunity.
I would like to thank my internal project guide, Prof.Kiran Gupta, Department of Electronics
and Communication Engineering for her valuable guidance and time to time evaluation of the Project.
I extend my gratitude to Dr. K.L. Sudha for her kind co-ordination in the project phase.
I would like to thank my external project guide, Mr. Hemant Vasant Paranjape, Scientist D,
Defence Avionics Research Establishment,DRDO for her valuable guidance and time to time
evaluation of the Project.
I would also like to thank Mr. Abhijit S Kulkarni, Scientist C, Defence Avionics Research
Establishment,DRDO for his timely guidance and support.
My thanks to the staff of the department of ECE, DSCE for the kind cooperation.
Submitted by:
JEEVITHA T
1DS12LEC06
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
4 | P a g e
Evaluation of Polyphase Filter architecture for Pulse
detection and measurement
Introduction:
Filtering is an important and necessary operation in any receiver system. A filter is a system that
alters the spectral content of input signals in a certain way. Common objectives for filtering include
improving signal quality, extracting signal information, and separating signal components. Filtering can
be performed in the analog or digital domains.
The major advantages of digital processing over analog processing are programmability,
reproducibility, flexibility and stability. Since digital processing algorithms are implemented as computer
programs or firmware, it is very easy to change any parameter (for example filter gain, filter pass band
width etc.) compared to analog processing.
Abstract:
Polyphase filtering is a multirate signal processing operation that leads to an efficient filtering
structure for hardware implementation. Polyphase filtering parallelizes the filtering operation through
decimation of the filter coefficients, h(n). Polyphase filters can also be used to sub-band the frequency
spectrum, thus producing a filter bank. FIR filters are commonly used in DSP implementations. FIR
filters are linear phase filters, so phase distortion is avoided
Block Diagram:
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
5 | P a g e
Design Procedure:
The incoming N data samples are distributed in M branches and an M point FFT is performed. A
given M point FFT divides the input frequency band into M fs/M filters. Number of points M is selected
based on time resolution required. The decimation results in gaps in the frequency domain. Hence each
FFT filter must be widened to cover the gaps. This is done by applying time domain window to the
incoming data. Also the update rate can also be controlled by selecting proper values of M and N.
Polyphase FFT approach allows us to control filter skirts, degree of overlap to meet our system
parameters.
Polyphase filters are commonly used in Mobile communications for realizing hardware efficient
filters for channelization. The present work aims at implementing this approach for ESM application and
evaluating it against other proven techniques.
Software used: Matlab.
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
6 | P a g e
INTRODUCTION
The wideband digital receiver presented in this research is designed using a unique approach of
decimation in frequency to allow a trade between frequency resolution and update rate to improve the
time of arrival estimate. By designing the architecture generically and defining a set of design parameters,
system level engineers can generate wideband digital receiver architectures to suit the specific needs of
the EW system.
A simple block diagram of the Channelized Wideband Digital Receiver. The digital receiver consists of a
decimation filter, FFT, and encoder/signal processor that outputs a PDW. The shaded block contains the
decimation filter and FFT.
The shaded block is realized as a polyphase DFT which uses decimation in frequency to filter the
incoming input data and produce a frequency spectrum as output.
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
7 | P a g e
FREQUENCY CHANNELIZATION
Channelization is one of the most important operations in building digital electronic
warfare (EW) receivers. The equivalent analog operation is the filter bank. Therefore, digital
channelization can be considered a digital filter bank. It can also be considered as an TV-port
network with one input and
N-1 outputs.
The only practical approach to building a wideband digital EW receiver with today's
technology is through channelization. A common method of performing channelization is by
employing the fast Fourier transform (FFT).
The main objectives of a receiver are to determine the number of input signals and their
frequencies. The circuit used to accomplish these goals is referred to as the encoder.
The encoding circuit is the most difficult subsystem to design in an EW receiver. In an analog
filter bank, the shape of the filter is difficult to control, and it is difficult to build filters with
uniform performance such as the bandwidth and the ripple factor, shape of each individual filter
in a digital filter bank can be better controlled. As a result, the encoder should be slightly easier
to design because it does not need to compensate for the filter differences.
FILTER BANKS
The straightforward approach for building a filter bank is to build individual filters, each
one with a specific center frequency and bandwidth. Figure shows such an arrangement. Each
digital filter can be either a finite impulse response (FIR) or infinite impulse response (IIR) type.
Theoretically, each filter can be designed independently with a different bandwidth or
shape. In this arrangement, if the input data are real (as opposed to being complex) the output
data are also real. The output is obtained through convolving the input signal x(n) and the
impulse response of the filter h(n). One of the disadvantages of this approach is that the
operation of the filter bank is computationally complex.
It is desirable to build a receiver with uniform frequency resolution; that is, the filters
have the same shape and bandwidth. It is easier to build such a filter bank through FFT
techniques than by using individual filter design because there is less computation.
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
8 | P a g e
POLYPHASE FFT FILTER BANK:
A block diagram of a polyphase DFT is shown in Figure. For a sample size
N and decimation factor M, there are N/M = D channels and filters. Each separate
channel decimates the incoming data by D and streams the data in parallel through
each filter. The number of coefficients per filter is always equal to the decimation factor, M.
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
9 | P a g e
For the case where the sample size is N=256 and with the decimation factor of M=8
,N/M=D=32. therefore there a total of 32 channels and hence 32 filters and each filter has 8 co-
efficients and each incoming channel will decimate the incoming data by a factor of 32 and then
performs the filtering as shown in the figure.
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
10 | P a g e
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
11 | P a g e
Decimation Filter + FFT design:
The filter is designed in three stages. The first stage consists of the design of an FFT filter bank.
The second stage is where the algorithm is applied. the third stage results in the desired filter
design.
STAGE 1: FFT filter bank
For a rectangular window in the time domain the corresponding output in the frequency
domain is a sine function and the response is shown in Figure.
This shape represents the response of one filter output. This filter shape is not desirable because
the sidelobes are very high.
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
12 | P a g e
these figures show the response of adjacent filters. The first represents a marginally overlapping
filter bank. The second represents non- overlapping filter bank.
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
13 | P a g e
STAGE 2: Decimation in the frequency domain:
ALGORITHM:
1. Decimation also can be used in the frequency domain processing. In this section, the FFT
outputs will be decimated. This operation can decrease the complexity of the FFT
operation. Instead of presenting a general case, a special case will be presented because
the notation will be simpler. Let us assume that the outputs of the 256-point FFT are
decimated by 8. A 256-point FFT can be written as
where N = 256.
2. There are 256 outputs in the frequency domain. If every eighth output is kept and the
other outputs are discarded, the resulting outputs are k = 0, 8, 16, . . . , 248. There are a
total of 32 (256/8) outputs. These outputs can be written as
3. First let us arbitrarily choose two frequency components k = 16 and k = 248 and rewrite
in slightly different form. The results are
EVALUATION OF POLYPHASE FFT ARCHITECTURE FOR PULSE DETECTION AND MEASUREMENT
14 | P a g e
4. In the above equations the relation of