Escolar Documentos
Profissional Documentos
Cultura Documentos
Features
Description
High-Voltage Startup
AC Input Brownout Protection with Hysteresis
Monitor HV to Adjust VLimit
Low Operating Current: 1.7mA
Linearly Decreasing PWM Frequency to 22KHz
Frequency Hopping to Reduce EMI Emission
Fixed PWM Frequency: 65KHz
Peak-Current-Mode Control
Cycle-by-Cycle Current Limiting
Leading-Edge Blanking (LEB)
Internal Open-Loop Protection
GATE Output Maximum Voltage Clamp: 13V
VDD Under-Voltage Lockout (UVLO)
VDD Over-Voltage Protection (OVP)
Programmable Over-Temperature Protection (OTP)
Internal Latch Circuit (OVP, OTP)
Open-Loop Protection (OLP); Restart for MR, Latch
for ML
Built-in 8ms Soft-Start Function
Internal OTP Sensor with Hysteresis
December 2009
Applications
General-purpose switch-mode power supplies and
flyback power converters, including:
Power Adapters
Ordering Information
Part Number
FAN6754MRMY
FAN6754MLMY
Operating
Temperature
Range
Eco
Status
Package
Packing Method
-40 to +105C
Green
www.fairchildsemi.com
Application Diagram
www.fairchildsemi.com
2
F - Fairchild Logo
Z - Plant Code
X - 1-Digit Year Code
Y - 1-Digit Week Code
TT - 2-Digit Die Run Code
T - Package Type (M=SOP)
P - Y: Package (Green)
M - Manufacture Flow Code
ZXYTT
6754ML
TPM
ZXYTT
6754MR
TPM
Pin Configuration
SOP-8
GND
GATE
FB
VDD
NC
SENSE
HV
RT
Marking Information
Pin Definitions
Pin #
Name
GND
Description
Ground. This pin is used for the ground potential of all the pins. A 0.1F decoupling capacitor
placed between VDD and GND is recommended.
FB
Feedback. The output voltage feedback information from the external compensation circuit is
fed into this pin. The PWM duty cycle is determined by this pin and the current-sense signal
from Pin 6. FAN6754 performs an open-loop protection (OLP); if the FB voltage is higher than a
threshold voltage (around 4.6V) for more than 55ms, the controller latches off the PWM.
NC
No Connection.
HV
High Voltage Startup. This pin is connected to the line input via a 1N4007 and 200k0 resistors
to achieve brownout and high/low line compensation. Once the voltage on the HV pin is lower
than the brownout voltage, PWM output turns off. High/low line compensation dominates the
cycle-by-cycle current limiting to achieve constant output power limiting with universal input.
RT
Over-Temperature Protection. An external NTC thermistor is connected from this pin to GND.
The impedance of the NTC decreases at high temperatures. Once the voltage on the RT pin
drops below the threshold voltage, the controller latches off the PWM.
SENSE
Current Sense. This pin is used to sense the MOSFET current for the current-mode PWM and
current limiting.
VDD
Supply Voltage. IC operating current and MOSFET driving current are supplied using this pin.
This pin is connected to an external bulk capacitor of typically 47F. The threshold voltage for
turn-on and turn-off is 16.5V and 9V, respectively. The operating current is lower than 2mA.
GATE
Gate Drive Output. The totem-pole output driver for the power MOSFET. It is internally clamped
below 13V.
www.fairchildsemi.com
3
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device
reliability. The absolute maximum ratings are stress ratings only.
Symbol
Parameter
Min.
(1, 2)
Max.
Unit
30
VVDD
DC Supply Voltage
VFB
-0.3
7.0
-0.3
7.0
VRT
-0.3
7.0
VHV
500
PD
400
mW
JA
141
C/W
TJ
-40
+125
-55
+150
+260
4.5
kV
1500
VSENSE
TSTG
TL
ESD
Notes:
1. All voltage values, except differential voltages, are given with respect to the network ground terminal.
2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
Symbol
TA
RHV
Parameter
Conditions
Min.
-40
HV Startup Resistor
150
Typ.
200
Max.
Unit
+105
250
k50
www.fairchildsemi.com
4
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Units
24
VDD Section
VOP
VDD-ON
VDD-OFF
15.5
16.5
17.5
10
VDD-OLP
5.5
6.5
7.5
VDD-LH
3.5
4.0
4.5
VDD-AC
VDD-OFF
+2.5
VDD-OFF
+3.0
VDD-OFF
+3.5
30
IDD-ST
Startup Current
VDD-ON 0.16V
IDD-OP1
1.7
2.0
mA
IDD-OP2
VDD=20V, FB=3V
1.2
1.5
mA
ILH
VDD=5V
30
60
90
IDD-OLP
170
200
230
VDD-OVP
24
25
26
tD-VDDOVP
75
165
255
1.50
2.75
4.00
mA
Electrical Characteristics
HV Section
Supply Current from HV Pin
VAC=90V(VDC=120V),
VDD=0V
VAC-OFF
Brownout Threshold
DC Source Series
R=200k to HV Pin
See Equation 1
92
102
112
VAC-ON
Brownin Threshold
DC Source Series
R=200k to HV Pin
See Equation 2
104
114
124
VAC
VAC-ON - VAC-OFF
DC Source Series
R=200k to HV Pin
12
18
tS-CYCLE
tH-TIME
IHV
tD-AC-OFF
FB > VFB-N
220
FB < VFB-G
650
20
FB > VFB-N
65
75
85
ms
FB < VFB-G
180
235
290
ms
www.fairchildsemi.com
5
www.fairchildsemi.com
6
Symbol
Parameter
Conditions
Min.
Typ.
Max. Units
61
65
69
3.7
4.2
4.7
Oscillator Section
fOSC
tHOP
Hopping Period
fOSC-G
Center Frequency
Hopping Range
KHz
FB > VFB-N
3.9
4.4
4.9
ms
FB=VFB-G
10.2
11.5
12.8
ms
19
22
25
KHz
Green-Mode Frequency
fDV
VDD=11V to 22V
fDT
TA=-40 to +105C
ZFB
Input Impedance
VFB-OPEN
VFB-OLP
tD-OLP
VFB-N
VFB-G
FB Pin Open
1/4.5
1/4.0
1/3.5
V/V
14
16
18
4.8
5.0
5.2
4.3
4.6
4.9
50
55
60
ms
Pin, FB Voltage
(FB =VFB-N)
2.6
2.8
3.0
Hopping Range
3.7
4.2
4.7
kHz
Pin, FB Voltage
(FB =VFB-G)
2.1
2.3
2.5
Hopping Range
1.27
1.45
1.62
kHz
VFB-ZDCR
1.9
2.1
2.3
VFB-ZDC
1.8
2.0
2.2
PWM Frequency
fOSC
fOSC-G
VFB-N
VFB
www.fairchildsemi.com
7
Symbol
Parameter
Conditions
Min.
Typ.
Max. Units
Delay to Output
tLEB
VLimit-L
VLimit-H
Startup Time
tSS
100
250
ns
230
280
330
ns
0.43
0.46
0.49
0.36
0.39
0.42
ms
86
89
92
1.5
GATE Section
DCYMAX
VGATE-L
VDD=15V, IO=50mA
VGATE-H
VDD=12V, IO=50mA
tr
VDD=15V, CL=1nF
100
ns
tf
VDD=15V, CL=1nF
50
ns
VDD=22V
VGATECLAMP
13
17
9.50
10.55
11.60
1.000
1.035
1.070
0.65
0.70
0.75
14
16
18
40
51
62
110
185
260
320
605
890
RT Section
RRT
VRTTH1
VRTTH2
tD-OTP1
Over-Temperature Latch-Off Debounce
tD-OTP2
ms
+135
TOTP-25
www.fairchildsemi.com
8
40
3.5
35
IDD-OP1 (mA)
IDD-ST (A)
45
30
25
20
2.5
2
1.5
15
10
0.5
0
-40
-25
-10
20
35
50
65
80
95
110
125
-40
-25
-10
Temperature ( )
18
11
17.5
10.5
50
65
80
95
110
125
10
17
VDD-OFF (V)
V DD-ON (V)
35
16.5
16
9.5
9
8.5
15.5
15
7.5
-40
-25
-10
20
35
50
65
80
95
110
-40
125
-25
-10
Temperature ( )
20
35
50
65
80
95
110
125
Temperature ( )
3.5
IHV-LC (uA)
IHV (mA)
20
Temperature ( )
4
3
2
2.5
2
1.5
1
1
0
0.5
-40
-25
-10
20
35
50
65
80
95
110
125
-40
-25
-10
Temperature ( )
20
35
50
65
80
95
110
125
Temperature ( )
70
100
69
68
95
DCYMAX (%)
fOSC (KHz)
67
66
65
64
63
90
85
62
61
60
80
-40
-25
-10
20
35
50
65
80
95
110
125
-40
Temperature ( )
-10
20
35
50
65
80
95
110
125
Temperature ( )
-25
70
5.5
65
60
tD-OLP (ms)
VFB-OLP (V)
4.5
4
3.5
55
50
45
40
-40
-25
-10
20
35
50
65
80
95
110
125
-40
-25
-10
Temperature ( )
20
35
50
65
80
95
110
125
Temperature ( )
28
27
110
25
IRT (uA)
VDD-OVP (V)
26
24
23
22
100
90
80
21
20
70
-40
-25
-10
20
35
50
65
80
95
110
-40
125
-25
-10
Temperature ( )
35
50
65
80
95
110
125
1.2
0.9
1.1
0.8
V RTTH2 (V)
VRTTH1 (V)
0.9
0.8
-40
20
Temperature ( )
0.7
0.6
0.5
-30
-15
25
50
75
85
100
-40
125
-25
-10
20
35
50
65
80
95
110
125
Temperature ( )
Temperature ()
120
120
115
VAC-OFF (V)
V AC-ON (V)
115
110
110
105
100
105
95
100
90
-40
-25
-10
20
35
50
65
80
95
110
125
-40
Temperature ( )
-10
20
35
50
65
80
95
110
125
Temperature ( )
-25
Startup Current
Soft-Start
For many applications, it is necessary to minimize the
inrush current at startup. The built-in 8ms soft-start
circuit significantly reduces the startup current spike
and output voltage overshoot.
Operating Current
Operating current is around 1.7mA. The low operating
current enables better efficiency and reduces the
requirement of VDD hold-up capacitance.
Slope Compensation
The sensed voltage across the current-sense resistor is
used for peak-current-mode control and cycle-by-cycle
current limiting. Built-in slope compensation improves
stability and prevents sub-harmonic oscillation.
FAN6754 inserts a synchronized, positive-going, ramp
at every switching cycle.
Green-Mode Operation
The proprietary green-mode function provides off-time
modulation to reduce the switching frequency in lightload and no-load conditions. VFB, which is derived from
the voltage feedback loop, is taken as the reference.
Once VFB is lower than the threshold voltage (VFB-N),
switching frequency is continuously decreased to the
minimum green-mode frequency of around 22KHz.
Functional Description
(1)
(RHV + 1.6)
) / 2 ; the unit of RHV is k
1.6
(2)
www.fairchildsemi.com
11
Thermal Protection
An NTC thermistor, RNTC, in series with resistor RA, can
be connected from the RT pin to ground. A constant
current IRT is output from the RT pin. The voltage on the
RT pin can be expressed as VRT=IRT (RNTC + RPTC),
where IRT is 100A. At high ambient temperature, RNTC
is smaller, such that VRT decreases. When VRT is less
than 1.035V (VRTTH1), the PWM turns off after 16ms
(tD-OTP1). If VRT is less than 0.7V (VRTTH2), PWM turns off
after 185s (tD-OTP2).
0.47
0.46
0.45
Vlimit (V)
0.44
0.43
0.42
0.41
0.4
0.39
0.38
100 120 140 160 180 200 220 240 260 280 300 320 340 360 380
Noise Immunity
Noise on the current sense or control signal may cause
significant pulse-width jitter, particularly in continuousconduction mode. Slope compensation helps alleviate
this problem. Good placement and layout practices
should be followed. Avoiding long PCB traces and
component leads, locating compensation and filter
components near the FAN6754, and increasing the
power MOS gate resistance improve performance.
www.fairchildsemi.com
12
5.00
4.80
0.65
3.81
5
6.20
5.80
PIN ONE
INDICATOR
1.75
4.00
3.80
1
5.60
1.27
(0.33)
0.25
1.27
C B A
0.25
0.10
SEE DETAIL A
1.75 MAX
0.25
0.19
C
0.10
0.51
0.33
0.50 x 45
0.25
R0.10
Physical Dimensions
GAGE PLANE
R0.10
0.36
8
0
0.90
0.406
SEATING PLANE
(1.04)
DETAIL A
SCALE: 2:1
www.fairchildsemi.com
13
www.fairchildsemi.com
14