Escolar Documentos
Profissional Documentos
Cultura Documentos
FEATURES
Dual IF Inputs, 70 MHz250 MHz
Diversity or Two Independent IF Signals
Separate Attenuation Paths
Oversample RF Channels
20 MSPS on a Single Carrier
10 MSPS/Channel in Diversity Mode
Total Signal Range 90+ dB
30 dB from Automatic Gain-Ranging (AGC)
60 dB from A/D Converter
Range >100 dB After Processing Gain
Digital Outputs
11-Bit ADC Word
3-Bit RSSI Word
2 Clock, A/B Indicator
Single 5 V Power Supply
Output DVCC 3.3 V or 5 V
775 mW Power Dissipation
The primary use for the dual analog input structure is sampling
both antennas in a two-antenna diversity receiver. However,
Channels A and B may also be used to sample two independent
IF signals. Diversity, or dual-channel mode, is limited to 10 MSPS
per channel. In single-channel mode, the full clock rate of
20 MSPS may be applied to a single carrier.
The AD6600 may be used as a stand-alone sampling chip, or it
may be combined with the AD6620 Digital Receive Signal Processor. The AD6620 provides 10 dB25 dB of additional processing gain before passing data to a fixed- or floating-point DSP.
APPLICATIONS
Communications Receivers
PCS/Cellular Base Stations
GSM, CDMA, TDMA
Wireless Local Loop, Fixed Access
Driving the AD6600 is simplified by using the AD6630 differential IF amplifier. The AD6630 is easily matched to inexpensive
SAW filters from 70 MHz to 250 MHz.
Designed specifically for cellular/PCS receivers, the AD6600
supports GSM, IS-136, CDMA and Wireless LANs, as well as
proprietary air interfaces used in WLL/fixed-access systems.
PRODUCT DESCRIPTION
FLT
FLT
0dB, 12dB, 24dB
630
RESONANT
PORT
AIN
ATTEN
AIN
DETECT
PEAK
SET
RSSI
RSSI
GAIN
ANALOG MUX
AB_OUT
GAIN
ENCODE
+12, +18dB
A/D
CONVERTER
GAIN
TWO'S
COMPLEMENT
3
RSSI
SELECT GAIN
D10D0
11
RSSI [2:0]
ENCODE
BIN
ATTEN
BIN
0dB, 12dB, 24dB
A_SEL
B_SEL
AVCC
CLK2
TIMING
AD6600
GND
ENC
ENC
DVCC
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
AD6600SPECIFICATIONS
DC SPECIFICATIONS (AVCC = 5 V, DVCC = 3.3 V; T
MIN
Parameter
Temp
Test
Level
Full
Full
25C
V
IV
V
Full
Full
V
V
3
6
6
Bits
dB
dB
Full
Full
V
V
630
1.75
pF
A/D CONVERTER
Resolution
Full
IV
11
Bits
Full
25C
25C
IV
V
V
0.4
11
2.5
V p-p
k
pF
Full
Full
IV
IV
4.75
0.0
Full
Full
II
IV
4.75
3.0
Full
Full
Full
POWER SUPPLY
Supply Voltages
AVCC
DVCC
Supply Current
IAVCC (AVCC = 5.0 V)
IDVCC (DVCC = 3.3 V)
POWER CONSUMPTION6
Min
160
AD6600AST
Typ
2.0
200
1.5
Max
Unit
240
V p-p
pF
5.25
0.5
V
V
5.0
3.3
5.25
5.25
V
V
II
II
145
15
182
20
mA
mA
II
775
976
mW
NOTES
1
Analog Input Range is a function of input frequency. See ac specifications for 70 MHz250 MHz inputs.
2
Analog Input Impedance is a function of input frequency. See ac specifications for 70 MHz450 MHz inputs.
3
Six dB of digital hysteresis is used to eliminate level uncertainty at the RSSI threshold points due to noise and amplitude variations.
4
Encode inputs should be ac-coupled and driven differentially. See Encoding the AD6600 for details.
5
A_SEL and B_SEL should be tied directly to ground or AVCC.
6
Maximum power consumption is computed as maximum current at nominal supplies.
Specifications subject to change without notice.
Temp
MIN
Test
Level
Min
AD6600AST
Typ
Max
Unit
Full
Full
Full
Full
II
II
IV
IV
2.8
II
II
IV
IV
2.8
4.0
4.0
CMOS
DVCC 0.2
0.2
DVCC 0.35
0.35
Twos Complement
DVCC 0.2
0.2
DVCC 0.3
0.35
0.5
0.5
0.5
0.5
V
V
V
V
V
V
V
V
NOTES
1
Digital output load is one LCX gate.
2
CLK2 output voltage levels, high and low, tested at switching rate of 10 MHz.
Specifications subject to change without notice.
REV. 0
AD6600
1
(AVCC = 5 V, DVCC = 3.3 V; ENC and ENC = 20 MSPS; TMIN = 40C, TMAX = +85C unless otherwise noted.)
Parameter
A/D CONVERTER
Conversion Rate
Maximum Conversion Rate
Minimum Conversion Rate
Aperture Uncertainty
ENCODE INPUTS (ENC, ENC)2
Period
Pulsewidth High3
Pulsewidth Low4
2 CLOCK OUTPUT (CLK2)5
Output Frequency
Output Period6
CLK2 Pulsewidth Low6
Output Risetime7
Output Falltime7
OUTPUT RISE/FALL TIMES8
Output Risetime (D10:D0, RSSI2:0)
Output Falltime (D10:D0, RSSI2:0)
Output Risetime (AB_OUT)
Output Falltime (AB_OUT)
Temp
Test
Level
II
IV
V
20
tj
Full
Full
25C
tENC
tENCH
tENCL
Full
Full
Full
II
IV
IV
50
20
20
tCLK2_1
tCLK2_2
tCLK2L
Full
Full
Full
Full
Full
V
V
V
V
V
2 fENC
tENCL
tENCH
tENCH/2
3
2.6
MSPS
ns
ns
ns
ns
ns
Full
Full
Full
Full
V
V
V
V
8
8.4
6
6.2
ns
ns
ns
ns
Name
Min
AD6600AST
Typ
Max
1/(tENC)
fENC
6
0.3
Unit
MSPS
MSPS
MSPS
ps rms
ns
ns
ns
NOTES
1
See AD6600 Timing Diagrams.
2
All switching specifications tested by driving ENC and ENC differentially.
3
Several timing specifications are a function of Encode high time, t ENCH; these specifications are shown in the data tables and timing diagrams. Encode duty cycle
should be kept as close to 50% as possible.
4
Encode pulse low directly affects the amount of settling time available at FLT resonant port. See External Analog (Resonant) Filter section for details.
5
The 2 Clock is generated internally, therefore some specifications are functions of encode period and duty cycle. All timing measurements to or from CLK2 are
referenced to 2.0 V crossing.
6
This specification IS a function of Encode period and duty cycle; reference timing diagrams Figure 8.
7
Output rise time is measured from 20% point to 80% point of total CLK2 voltage swing; output fall time is measured from 80% point to 20% point of total CLK2
voltage swing.
8
Output rise time is measured from 20% point to 80% point of total data voltage swing; output fall time is measured from 80% point to 20% point of total data voltage
swing. All outputs specified with 10 pF load.
Specifications subject to change without notice.
REV. 0
AD6600SPECIFICATIONS
TIMING REQUIREMENTS AND SWITCHING SPECIFICATIONS1, 2
(AVCC = 5 V, DVCC = 3.3 V; ENC and ENC = 20 MSPS, Duty Cycle = 50%; TMIN = 40C, TMAX = +85C unless otherwise noted.)
Parameter
ENCODE/CLK2
Encode Rising to CLK2 Falling3
Encode Rising to CLK2 Rising4
@ Encode = 13 MSPS, 50% Duty Cycle
@ Encode = 20 MSPS, 50% Duty Cycle
CLK2/DATA (D10:0, RSSI2:0)5
CLK2 to DATA Rising Low Delay3
CLK2 to DATA Hold Time3
CLK2 to DATA Falling Low3, 6
CLK2 to DATA Setup Time4
@ Encode = 13 MSPS, 50% Duty Cycle
@ Encode = 20 MSPS, 50% Duty Cycle6
CLK2/AB_OUT5
CLK2 to AB_OUT Rising Low Delay3
CLK2 to AB_OUT Hold Time3
CLK2 to AB_OUT Falling Low Delay3, 6
CLK2 to AB_OUT Setup Time4
@ Encode = 13 MSPS, 50% Duty Cycle
@ Encode = 20 MSPS, 50% Duty Cycle6
ENCODE/DATA (D10:0, RSSI2:0)
ENCODE to DATA Rising Low Delay4
ENCODE to DATA Hold Time4
@ Encode = 13 MSPS, 50% Duty Cycle
@ Encode = 20 MSPS, 50% Duty Cycle
ENCODE to DATA Falling Low Delay4
ENCODE to DATA Delay (Setup)4
@ Encode = 13 MSPS, 50% Duty Cycle
@ Encode = 20 MSPS, 50% Duty Cycle6
ENCODE/AB_OUT
ENCODE to AB_OUT Rising Low Delay4
ENCODE to AB_OUT Delay (Hold)4
@ Encode = 13 MSPS, 50% Duty Cycle
@ Encode = 20 MSPS, 50% Duty Cycle
ENCODE to AB_OUT Falling Low Delay4
ENCODE to AB_OUT Delay (Setup)4
@ Encode = 13 MSPS, 50% Duty Cycle
@ Encode = 20 MSPS, 50% Duty Cycle6
Name
Temp
Test
Level
tCF
tCR
Full
Full
Full
Full
IV
IV
IV
IV
6.5
Full
Full
25C
Full
Full
Full
25C
Full
IV
IV
IV
IV
IV
IV
IV
IV
3.0
3.0
10.0
11.0
Full
Full
25C
Full
Full
Full
25C
Full
IV
IV
IV
IV
IV
IV
IV
IV
7.0
7.0
12.0
10.7
Full
Full
Full
Full
Full
Full
Full
25C
Full
IV
IV
IV
IV
IV
IV
IV
IV
IV
Full
Full
Full
Full
Full
Full
Full
25C
Full
IV
IV
IV
IV
IV
IV
IV
IV
IV
t2_DRL
tH_D2
t2_DFL
tS_D2
t2_ARL
tH_A2
t2_AFL
tS_A2
tEN_DRL
tH_DEN
tEN_DFL
tS_DEN
tEN_ARL
tH_AEN
tEN_AFL
tS_AEN
Min
25.7
19.0
16.5
5.0
3.0
12.5
2.0
1.0
28.7
22.0
26.2
8.0
6.0
32.7
26.0
22.2
5.0
2.0
AD6600AST
Typ
8.0
tCF + (tENCH)/2
27.2
20.5
6.5
6.5
15.0
15.5
tENCH t2_DFL
23.0
10.0
9.5
11.0
11.0
18.0
19.0
tENCH t2_AFL
19.5
7.0
6.0
Max
Unit
9.5
ns
ns
ns
ns
28.7
22.0
20.0
22.0
23.0
26.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tCR + t2_DRL
tEN_DRL
33.7
27.0
tCR + t2_DFL
tENC tEN_DFL
34.2
14.5
14.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
tCR + t2_ARL
tEN_ARL
38.2
31.5
tCR + t2_AFL
tENC tEN_AFL
30.7
11.5
10.5
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
1
See AD6600 Timing Diagrams.
2
All switching specifications tested by driving ENC and ENC differentially.
3
This specification IS NOT a function of Encode period and duty cycle.
4
This specification IS a function of Encode period and duty cycle.
5
CLK2 referenced to 2.0 V crossing; digital output levels referenced to 0.8 V and 2.0 V crossings; all outputs with 10 pF load.
6
For these particular specifications, the 25C specification is valid from 25C to 85C. The Full temperature specification includes cold temperature extreme and
covers the entire range, 40C to +85C.
Specifications subject to change without notice.
REV. 0
AD6600
AC SPECIFICATIONS
(AVCC = 5 V, DVCC = 3.3 V; ENC and ENC = 20 MSPS, Duty Cycle = 50%; TMIN = 40C, TMAX = +85C unless
otherwise noted.)
Parameter
Temp
Test
Level
Full
450
MHz
Full
Full
Full
Full
V
V
V
V
2.45
2.57
2.62
2.86
V p-p
V p-p
V p-p
V p-p
25C
25C
25C
25C
25C
25C
25C
25C
V
V
V
V
V
V
V
V
197j24
188j48
175j57
161j67
151j73
140j80
141j75
173j107
Full
Full
Full
Full
V
V
V
V
5.8
6.3
6.7
7.7
dBm
dBm
dBm
dBm
Full
25C
V
I
1.0
25C
1.5
Full
Full
V
II
0.5
Full
0.1
dB
Full
Full
V
V
0.2
0.5
Degree
Degree
Full
IV
50
dB
Full
Full
Full
V
V
V
34
869
+33
V rms
V rms
dBm
25C
25C
25C
25C
25C
IV
V
IV
IV
IV
59
54.5
49
48 6
34
dB
dB
dB
dB
dB
25C
25C
25C
25C
25C
IV
V
IV
IV
IV
58
54
49
48 6
34
dB
dB
dB
dB
dB
Min
AD6600AST
Typ
Max
Unit
ANALOG INPUTS
Analog Input 3 dB Bandwidth2
Differential Analog Input Voltage Range
70 MHz
150 MHz
200 MHz
250 MHz
Differential Analog Input Impedance3
70 MHz
150 MHz
200 MHz
250 MHz
300 MHz
350 MHz
400 MHz
450 MHz
Full-Scale Input Power
70 MHz
150 MHz
200 MHz
250 MHz
Full-Scale Gain Tolerance4
70 MHz250 MHz
200 MHz5
Gain Error
AIN = 200 MHz
@ 76 dBFS
Gain Matching (Input A:B)
70 MHz250 MHz
200 MHz
Range-to-Range Gain Tolerance
70 MHz250 MHz
Range-to-Range Phase Tolerance
70 MHz
250 MHz
Channel Isolation6
70 MHz250 MHz
Noise7
Minimum Attenuation Level
Maximum Attenuation Level
Attenuator 3OIP8
Signal-to-Noise Ratio (SNR)9, 10, 11
AIN = 70 MHz
@ 1 dBFS
@ 6 dBFS
@ 10 dBFS
@ 12 dBFS to 42 dBFS
@ 54 dBFS
AIN = 150 MHz
@ 1 dBFS
@ 6 dBFS
@ 10 dBFS
@ 12 dBFS to 42 dBFS
@ 54 dBFS
REV. 0
45
55
45
41
31
55
45
41
31
0.5
0.1
0.1
0.05
+1.0
dB
dB
+1.5
dB
+0.5
dB
dB
AD6600SPECIFICATIONS
AC SPECIFICATIONS (continued)
Parameter
ANALOG INPUTS (Continued)
Signal-to-Noise Ratio (Continued)
AIN = 200 MHz
@ 1 dBFS
@ 6 dBFS
@ 10 dBFS
@ 12 dBFS to 42 dBFS
@ 54 dBFS
AIN = 250 MHz
@ 1 dBFS
@ 6 dBFS
@ 10 dBFS
@ 12 dBFS to 42 dBFS
@ 54 dBFS
SECOND HARMONIC
AIN = 70 MHz
@ 1 dBFS
@ 6 dBFS
@ 12 dBFS to 42 dBFS
AIN = 150 MHz
@ 1 dBFS
@ 6 dBFS
@ 12 dBFS to 42 dBFS
AIN = 200 MHz9, 10, 11
@ 1 dBFS
@ 6 dBFS
@ 10 dBFS
@ 12 dBFS to 42 dBFS
@ 54 dBFS
AIN = 250 MHz
@ 1 dBFS
@ 6 dBFS
@ 12 dBFS to 42 dBFS
THIRD HARMONIC
AIN = 70 MHz
@ 1 dBFS
@ 6 dBFS
@ 12 dBFS to 42 dBFS
AIN = 150 MHz
@ 1 dBFS
@ 6 dBFS
@ 12 dBFS to 42 dBFS
AIN = 200 MHz9, 10, 11
@ 1 dBFS
@ 6 dBFS
@ 10 dBFS
@ 12 dBFS to 42 dBFS
@ 54 dBFS
AIN = 250 MHz
@ 1 dBFS
@ 6 dBFS
@ 12 dBFS to 42 dBFS
AIN = 70 MHz250 MHz
@ 75 dBFS
Temp
Test
Level
25C
25C
25C
25C
25C
I
V
I
I
I
25C
25C
25C
25C
25C
IV
V
IV
IV
IV
Full
Full
Full
Min
Max
Unit
57.5
53.5
49
48 6
34
dB
dB
dB
dB
dB
56
53.5
49
48 6
34
dB
dB
dB
dB
dB
V
V
V
69
68
68 6
dBc
dBc
dBc
Full
Full
Full
V
V
V
60
59
67 6
dBc
dBc
dBc
25C
Full
25C
Full
Full
I
V
I
V
V
60
56
55
65 6
50
dBc
dBc
dBc
dBc
dBc
Full
Full
Full
V
V
V
54
62
65 6
dBc
dBc
dBc
Full
Full
Full
V
V
V
77
76
67 6
dBc
dBc
dBc
Full
Full
Full
V
V
V
65
70
66 6
dBc
dBc
dBc
25C
Full
25C
Full
Full
I
V
I
V
V
55
58
66
65 6
62
dBc
dBc
dBc
dBc
dBc
Full
Full
Full
V
V
V
50
56
65 6
dBc
dBc
dBc
Full
IV
35
dBc
55
AD6600AST
Typ
45
40.5
31
52
43
40
30
50
48
50
55
28
REV. 0
AD6600
AC SPECIFICATIONS (continued)
Parameter
WORST OTHER SPUR (4th or Higher)
AIN = 70 MHz
@ 1 dBFS
@ 6 dBFS
@ 12 dBFS to 42 dBFS
AIN = 150 MHz
@ 1 dBFS
@ 6 dBFS
@ 12 dBFS to 42 dBFS
AIN = 200 MHz
@ 1 dBFS
@ 6 dBFS
@ 10 dBFS
@ 12 dBFS to 42 dBFS
AIN = 250 MHz
@ 1 dBFS
@ 6 dBFS
@ 12 dBFS to 42 dBFS
Temp
Test
Level
Full
Full
Full
V
V
V
74.5
71
68 6
dBc
dBc
dBc
Full
Full
Full
V
V
V
67
65
67 6
dBc
dBc
dBc
25C
Full
25C
Full
I
V
I
V
67
66
66
65 6
dBc
dBc
dBc
dBc
Full
Full
Full
V
V
V
66.5
65
65 6
dBc
dBc
dBc
Min
60
55
AD6600AST
Typ
Max
Unit
NOTES
1
AIN, AIN/BIN, BIN: The AD6600 analog inputs are unconditionally stable and guarantee proper operation over the 70 MHz250 MHz specified operating range.
Circuit board layout is critical on this device, and proper PCB layout must be employed to achieve specified results.
2
Analog Input 3 dB Bandwidth is determined by internal track-and-hold. The front-end attenuators have a bandwidth of 1 GHz.
3
Measured real and imaginary values using Network Analyzer.
4
Full-scale gain tolerance is the typical variation in gain at a given IF input frequency. The nominal value for full-scale input power is a function of frequency as
shown in previous specification.
5
Full-scale gain tolerance measured at 200 MHz analog input referenced to 6.7 dBm nominal full-scale input power. For the gain measurement test, the input signal
level is set to 6 dBFS. Tuning port bandwidth is set to 50 MHz.
6
Main channel set to full-scale input power. Diversity channel swept from 20 dBFS to 90 dBFS.
7
Measurement includes thermal and quantization noise at 70 MHz analog input. Tuning port bandwidth is set to 50 MHz.
8
Test tones at 160.05 MHz and 170.05 MHz.
9
Measurements at 1 dFBS, 6 dBFS, and 10 dBFS are in highest attenuation mode, RSSI = 101.
10
Each gain-range is checked at ~3 dB from RSSI trip point (not in hysteresis); nominally 16 dBFS (RSSI = 100), 22 dBFS (RSSI = 011), 28 dBFS (RSSI = 010),
35 dBFS (RSSI = 001).
11
Measurement at 54 dBFS is in the lowest attenuation mode, RSSI = 000.
Specifications subject to change without notice.
REV. 0
AD6600
ABSOLUTE MAXIMUM RATINGS 1
Parameter
ELECTRICAL
AVCC Voltage
DVCC Voltage
Analog Input Voltage2
Analog Input Current2
Digital Input Voltage3
Output Current4
Resonant Port Voltage5
Min Max
Unit
0
0
0
V
V
V
mA
V
mA
V
0
0
7
7
AVCC
25
AVCC
4
AVCC
I.
ENVIRONMENTAL
Operating Temperature Range
(Ambient)
Maximum Junction Temperature
Lead Temperature (Soldering, 10 sec)
Storage Temperature Range (Ambient)
40 +85
150
300
65 +150
Model
C
C
C
C
AD6600AST
Temperature Package
Range
Description
40C to
+85C
(Ambient)
AD6600ST/PCB
NOTES
1
Absolute maximum ratings are limiting values to be applied individually, and
beyond which the serviceability of the circuit may be impaired. Functional
operability is not necessarily implied. Exposure to absolute maximum rating
conditions for an extended period of time may affect device reliability.
2
Pins AIN, AIN, BIN, BIN.
3
Pins ENC, ENC, A_SEL, B_SEL.
4
Pins D10:0, RSSI2:0, AB_OUT, CLK2.
5
Pins FLT, FLT.
6
Typical thermal impedance (44-lead LQFP); JC = 16C/W, JA = 55C/W.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD6600 features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
Package
Option
WARNING!
ESD SENSITIVE DEVICE
REV. 0
AD6600
PIN FUNCTION DESCRIPTIONS
Pin Number
Name
Function
1, 33
2, 5, 13, 19, 21, 24, 30, 32
3
4, 14, 15, 18, 20, 25, 31
68
9, 10
11
12
16, 17
22
23
26
27
28
29
34
3543
44
DVCC
GND
C1
AVCC
RSSI[2:0]
B_SEL, A_SEL
AIN
AIN
FLT, FLT
BIN
BIN
ENC
ENC
CLK2
AB_OUT
D0
D1D9
D10
D1
D0 (LSB)
D2
D4
D3
D6
D5
D8
D7
D10 (MSB)
D9
PIN CONFIGURATION
44 43 42 41 40 39 38 37 36 35 34
33 DVCC
DVCC 1
GND 2
PIN 1
IDENTIFIER
32 GND
31 AVCC
C1 3
AVCC 4
30 GND
GND 5
29 AB_OUT
AD6600
RSSI2 6
28 CLK2
TOP VIEW
(Not to Scale)
RSSI1 7
27 ENC
26 ENC
RSSI0 8
B_SEL 9
25 AVCC
A_SEL 10
24 GND
AIN 11
23 BIN
BIN
GND
AVCC
GND
AVCC
FLT
FLT
AVCC
AVCC
AIN
REV. 0
GND
12 13 14 15 16 17 18 19 20 21 22
AD6600
DEFINITIONS OF SPECIFICATIONS
Analog Bandwidth
Aperture Delay
The delay between the 50% point of the rising edge of the
ENCODE command and the instant at which the analog inputis sampled.
PowerFULL SCALE
Z INPUT
= 10 log
0.001
Attenuator 3OIP
The third order intercept point of the front end of the AD6600.
It is the point at which the third order products would theoretically intercept the input signal level if the input level could increase
without bounds. This is measured using the ADC within the
AD6600 while the input is stimulated with dual tones in the
minimum attenuation (i.e., maximum gain) range.
Channel Isolation
Integral Nonlinearity
The encode rate at which the SNR of the lowest analog signal frequency drops by no more than 3 dB below the guaranteed limit.
The ratio of the rms signal amplitude to the rms value of the
second harmonic component, reported in dBc.
Harmonic Distortion, 3rd
The ratio of the rms signal amplitude to the rms value of the
third harmonic component, reported in dBc.
VNOISE = Z 0.001 10
where:
Z
FS
SNR
Signal
Differential Nonlinearity
10
The gain error in the RSSI attenuator ladder from one range to
the next.
The phase error in the RSSI attenuator ladder from one range
to the next.
The capacitance between the two resonant pins. Used to determine filter bandwidth and resonant frequency.
10
REV. 0
AD6600
RSSI Gain Step
60
54
RSSI Hysteresis
48
42
SNR dB
36
30
24
18
12
The ratio of the rms signal amplitude to the rms value of the
worst spurious component (excluding the second and third
harmonic) reported in dBc.
6
0
100 90
80
70
60 50 40 30
AIN LEVEL dBFS
20
REV. 0
11
10
AD6600
EQUIVALENT CIRCUITS
AVCC
EXTERNAL LC FILTER
AVCC
AVCC
FLT
FLT
ATTENUATOR STAGE
AVCC
GND
EQUIVALENT INPUT R
SHOWN ONLY
315
315
GND
AIN
4/8 GAIN STAGE
100
VREF
GND
BUF
BUF
FROM
GAIN STAGE
GAIN
AVCC
TO T/H
100
AIN
GND
GND
AVCC
AVCC
ISEL_A
AVCC
ISEL_B
AVCC
A_SEL
R1 AVCC
17k
1/2
AVCC R1
17k
1/2
B_SEL
ENCODE
ENCODE
R2
8k
1/2
BIAS
GND
GND
R2
8k
1/2
TIMING
CIRCUITS
GND
DVCC
DVCC
CURRENT
MIRROR
CURRENT
MIRROR
DVCC
VREF
500
DVCC
VREF
CLK2
AB_OUT
D10D0
RSSI [2:0]
CURRENT
MIRROR
CURRENT
MIRROR
12
REV. 0
AD6600
AD6600 TIMING DIAGRAMS
tENCH
tENCL
tENC
ENCODE
tCF1
CLK2
tCR1
tCLK2L
CLK22
tCF2
tCR2
tCLK2L
tCLK22
tCLK2H2
CLK21
CLK22
tCLK21
tCLK2H1
CLK21
CLK22
t21_DFL
t21_DRL
D [10:0]
RSSI [2:0]
t21_AFL
t21_ARL
AB_OUT
tENCH
tENCL
tENC
ENCODE
tCF1
CLK2
tCR1
tCLK2L
CLK22
tCF2
tCR2
tCLK2L
tCLK22
tCLK2H2
CLK21
tH_D2
CLK22
tS_D2
tCLK21
tCLK2H1
CLK21
tH_D2
CLK22
tS_D2
D [10:0]
RSSI [2:0]
tH_A2
tS_A2
tH_A2
tS_A2
AB_OUT
tENCH
ENCODE
tENC
ENCODE
tCF1
CLK2
tENCL
ENCODE
tCR1
tCLK2L
CLK22
tCF2
CLK21
tCR2
tCLK2L
ENCODE
tCLK22
tCLK2H2
CLK22
tEN_DFL
tEN_DRL
tCLK21
tCLK2H1
CLK21
tEN_AFL
D [10:0]
RSSI [2:0]
tEN_ARL
AB_OUT
REV. 0
13
CLK22
AD6600
tENCH
ENCODE
tENC
ENCODE
tCF1
CLK2
tENCL
ENCODE
tCR1
tCLK2L
CLK22
tCR2
tCLK2L
tCF2
ENCODE
tCLK22
tCLK2H2
CLK21
tCLK21
tCLK2H1
CLK22
tH_DEN
CLK21
tS_DEN
CLK22
tH_DEN
tS_DEN
D [10:0]
RSSI [2:0]
tH_AEN
tS_AEN
tH_AEN
tS_AEN
AB_OUT
2.6
CLK2
8.4
D [10:0]
RSSI [2:0]
6.2
6
AB_OUT
20
ENCODE
30
50
40%
18
18
30
20
CLK2
30
ENCODE
20
50
60%
23
8
23
20
30
CLK2
14
REV. 0
AD6600
NOISE FILTER
FLT
FLT
0dB, 12dB, 24dB
RESONANT
PORT
630
AIN
ATTEN
AIN
DETECT
PEAK
SET
RSSI
RSSI
GAIN
ANALOG MUX
AB_OUT
GAIN
ENCODE
+12, +18dB
A/D
CONVERTER
GAIN
TWO'S
COMPLEMENT
D10D0
11
3
RSSI
SELECT GAIN
RSSI [2:0]
ENCODE
BIN
ATTEN
BIN
A_SEL
B_SEL
GND
AVCC
CLK2
TIMING
AD6600
ENC
ENC
DVCC
THEORY OF OPERATION
001
000
000
90
0
12
18
24
30
36
42
48
54
60
66
72
78
84
90
96
12 16 20 24 28 32 36 40 44 48 52 56 60
SNR dB
12dB SNR WINDOW
REV. 0
101
100
011
010
001
101
100
011
010
AIN dBFS
The AD6600, dual-channel, gain-ranging ADC integrates analog IF circuitry with high speed data conversion. Each analog
input stage is a 1 GHz, 0 dB to 24 dB, phase-compensated step
attenuator; the step size in each attenuator is 12 dB. Both input
stages drive an analog multiplex function followed by a 12 dB/
18 dB gain amplifier. A simple LC noise filter at the output of
the gain amplifier is required to resonate at the desired IF. This
resonant filter port precedes a wide input bandwidth (450 MHz)
track-and-hold followed by an 11-bit analog-to-digital converter
(ADC). A high speed synchronous peak detector monitors signal strength at both input channels. The peak detector drives
RSSI circuitry that automatically adjusts attenuation and gain
on a clock-by-clock basis. The three RSSI indicator bits and the
eleven ADC bits are available at the output providing an exponent
and mantissa data format. Together these integrated components
form an IF sampling, high dynamic range ADC system.
AD6600
Table I. Attenuator and Gain Settings
ADC Encoder
Attenuator
Gain Amp
Total
RSSI Word
0 dB
0 dB
12 dB
12 dB
24 dB
24 dB
+18 dB
+12 dB
+18 dB
+12 dB
+18 dB
+12 dB
+18 dB
+12 dB
+6 dB
0 dB
6 dB
12 dB
000
001
010
011
100
101
The peak detector along with the attenuator and dual gain
amplifier form the control loop within the AD6600.
DIGITIZE
OLD DATA
T-AND-H HOLD
ENCODE
The peak detector is designed to follow the analog input one clock
cycle before the conversion is actually made. Therefore, while the
converter section of the AD6600 is converting sample n, the
peak detector is already looking at sample n+1. While looking at the n+1 sample (the calibration period), the peak detector examines the envelope of the input signal. The more of an
envelope that is tracked, the more accurate the gain setting. At
the very least, the peak detector must be presented either a positive
or negative sinusoidal peak, which represents about one-half of a
sine wave cycle. Since the peak detector works for a complete cycle
prior to conversion, the absolute minimum IF frequency that can
be determined is twice the sample rate per channel. Therefore,
at 15 MSPS, the minimum IF frequency that can be sampled
would be 30 MHz.
Note that the more cycles of the input that are monitored by the
peak detector, the more accurate the gain setting will be. Therefore, the actual minimum IF frequency recommended is higher
than this. The minimum specified frequency is 70 MHz. Since the
RSSI control loop is performed on a sample-by-sample basis,
the AD6600 very accurately follows the signals into and out of a
deep fade.
Hysteresis
T-AND-H TRACK
ADC DIGITIZE
T-AND-H HOLD
IF INPUT
INTERNAL
2 CLOCK
RSSI
CAL.
RSSI
CALIBRATION
RSSI SET
NOISE FILTER
DISCHARGE
AMPLIFIER
CONTROL
NOISE FILTER
SETTLING
4/8 AMP
T/H INPUT
CLAMPED
NOISE FILTER
SETTLING
The AD6600 has two operating modes: single channel and dual
channel. In single channel mode, the ADC always samples Channel A or always samples Channel B. In dual channel mode, the
ADC converter is sampling Channel A and Channel B on alternating Encode cycles. Two control pins are provided to select
the desired mode of operation. A_SEL and B_SEL arbitrate the
selection of how these input channels are connected to the output. Table II shows the truth table for selection of the input.
16
REV. 0
AD6600
Table II. Selecting AD6600 Operating Mode
Mode
A_SEL
B_SEL
Dual: A/B
Single: A
Single: B
Not Valid
1
1
0
0
1
0
1
0
A
A
B
B
A
B
A
A
B
B
A
B
A_SEL and B_SEL are not logic inputs and should be tied
directly to ground or analog VCC (5 V analog).
D[10:0], RSSI[2:0]
AB_OUT
A
1
B
0
Differential
Analog Input Voltage
(V p-p)
RSSI [2:0]
Decimal
Binary Equiv.
Attenuation
or Gain (dB)
101
100
011
010
001
000
12
6
0
+6
+12
+18
5
4
3
2
1
0
16-Bit Data
Format
Corresponds to a
Shift Right of
101
100
011
010
001
000
DATA
DATA
DATA
DATA
DATA
DATA
DATA 32
DATA 16
DATA 8
DATA 4
DATA 2
DATA 1
5
4
3
2
1
0
A
1
11-Bit Word
B
0
RSSI
The digital processing chip which follows the AD6600 can combine the 11 bits of twos complement data with the 3 RSSI bits
to form a 16-bit equivalent output word. Table V explains how
the RSSI data can be interpreted when using a PLD or ASIC.
Basically, the circuit performs right shifts of the data depending
on the RSSI word. This can also be performed in software using
the following pseudo code fragment:
r0 = dm (rssi);
r2 = 5;
r0 = r2r0;
r1 = dm (adc); (11 bits, MSB justified into DSP word)
rshift r1, r0; (arithmetic shift to extend the sign bit)
The result of the shifted data is a 16-bit fixed-point word that
can be used as any normal 16-bit word.
REV. 0
17
T11T
100
ENCODE
AD6600
ENCODE
50822810
DIODES
AD6600
If a low jitter ECL/PECL clock is available, another option is to
ac-couple a differential ECL/PECL signal to the encode input
pins as shown in Figure 19.
When general purpose gain blocks are used, matching can easily
be achieved using a transformer. Most gain blocks are available
with 50 input and output ports. Thus matching to the 200
impedance of the AD6600 requires only a 1:4 (impedance ratio)
transformer as shown in Figure 21.
VT
0.1F
FROM
MIXER
OUTPUT
ENCODE
ECL/
PECL
0.1F
AD6600
ENCODE
50 GAIN
BLOCK
AD6600
ADC
SAW #1
AD6630
SAW #2
AD6600
ADC
MATCHING
NETWORK
50 GAIN
BLOCK
AD6600
ADC
Two primary trade-offs must be made when designing the external resonant filter. The obvious one is the bandwidth of the
filter. The second, not so obvious, trade-off is settling time of
the filter nodes.
Resonant Filter Bandwidth determines the amount of noise that
is limited at the center frequency chosen. If the resonant filter is
too wide, little noise improvement is seen. If the resonant filter
is too narrow, amplitude variation can be seen due to the tolerance of filter components. If the narrow filter is off center due to
these tolerances (or drift), the 4/8 signal will fall on the transition band of the filter. An optimum starting point for this filter
is approximately 50 MHz.
Resonant Filter Settling limits the amount of capacitance of this
filter. The output of the 4/8 amplifier is clamped when the
ADC is processing its input (encode high time). This prevents the
amp output from feeding through to the ADC (T/H) and corrupting the ADC results. But, upon the falling edge of encode,
the amp must now come out of clamp and present an accurate
signal to the ADC T/H. The RC of the external filter determines the settling of the amp. If the amp output does not settle,
the ADC sees an attenuated signal. So obviously, a narrow
bandwidth is desired to improve noise performance; but if the
filter is too narrow, the amp will not settle and the ADC will see
an attenuated signal.
Figure 23 shows a simplified model of the 4/8 amplifier. A
key point to note is that the resistor values in the collector legs
are 315 nominal with a tolerance of 20%. The filter performance is determined by these values in conjunction with the
internal parasitic capacitance, board parasitics and the external
filter components.
18
REV. 0
AD6600
So for settling purposes, with 13 MSPS encode and 50% duty
cycle, the maximum allowable capacitance for proper settling is
CTOTAL = 13.6 pF.
AVCC
315
RESONANT
FILTER PORT
315
FLT
FLT
FROM
GAIN STAGE
If the resistors are at maximum value (315 + 20%), the maximum allowable capacitance is CTOTAL = 11.3 pF. If the duty
cycle is less than 50%, the maximum allowable capacitance is
further decreased to allow for settling.
CLAMP
Power Supplies
ENCODE
GND
RESONANT
FILTER
HOLD
TRACK
CLAMPED
HOLD
SETTLING
This explains why the total capacitance allowed for the external
filter varies depending on the clock rate (actually encode clock
high time). If the encode is 13 MSPS and the duty cycle is 50%,
the allowable settling time is 38.5 ns (1/2 of the encode time).
Our assumption is that the amp should be allowed to settle to
1/4 LSB in this time period. This has been proven with both
simulation and empirical analysis. If the settling is assumed to
be an RC circuit, then:
T = RC; t = time; n = number of bits
)
= A (1 e )
VO = A 1 e t /T
A A/2
t /T
1
= 1 e t /T
2n
1
= e t /T
2n
1
t
= l n n
2
T
T=
CTOTAL =
( )
l n 2n
(TENCODE 0.5) =
38.5 ns
= 13.6 pF
R l n (8192)
315 l n (8192)
In this case, CTOTAL includes all parasitics and external capacitance. R is nominally 315 . The 8192 is (4 2048), which is
1/4 LSB of the converter (11 bits, 2048).
REV. 0
The AD6600 has separate digital and analog power supply pins.
The analog supplies are denoted AVCC and the digital supply
pins are denoted DVCC. Although analog and digital supplies
may be tied together, best performance is achieved when the
supplies are separate. This is because the fast digital output
swings can couple switching current back into the analog supplies. Note that AVCC must be held within 5% of 5 Volts; however, the DVCC supply may be varied according to output
digital logic family. The AD6600 is specified for DVCC = 3.3 V
as this is a common supply for digital ASICS.
Output Loading
Care must be taken when designing the data receivers for the
AD6600. Note from the equivalent circuits shown earlier (see
Equivalent Circuits) that D[10:0] and RSSI[2:0] contain a
500 output series resistor. To minimize capacitive loading,
there should only be one gate on each output pin. Extra capacitive loading will increase output timing and invalidate timing
specifications. CLK2 and AB_OUT do not contain the output
series resistors. Testing for digital output timing is performed
with 10 pF loads.
Layout Information
AD6600
The layout of the Encode circuit is equally critical. Any noise
received on this circuitry will result in corruption in the digitization process and lower overall performance. The Encode clock
must be isolated from the digital outputs and the analog inputs.
Evaluation Board
The evaluation board for the AD6600 is straightforward, containing all required circuitry for evaluating the device. The only
external connections required are power supplies, clock and the
analog inputs. The evaluation board includes the option for an
on-board, clock oscillator for encode.
Power to the analog supply pins of the AD6600 is connected via
the power terminal block (TB1). Power for the digital interface
is supplied via Pin 1 of J201, or the VDD e-hole located adjacent to J201. The VDD supply can vary between 3.3 V to 5.0 V
and sets the level for the output digital data (J201). The J201
connector mates directly with the AD6620 (Receive Signal
Processor) evaluation board, Part # AD6620S/PCB, allowing
complete evaluation of system performance.
The two analog inputs are connected via SMA connectors
AIN and BIN, which are transformer-coupled to the AD6600
inputs. The transformers have a turns-ratio of 1:4 to match
the input resistance of the AD6600 (200 ) to 50 at the
SMA connectors.
Item
Quantity
Reference
Description
1
2
3
14
SMA Connector
Ceramic Chip Capacitor 1206, 0.1 F
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
2
1
4
2
1
1
1
2
2
1
1
2
3
1
2
1
20
REV. 0
C101
C103
SMA
AIN
SMA
ENCODE
1:4
C105
T1
TI4T
4
3
C112
0.01F
C111
0.1F
R104
50
5 GND
GND
C107
C117
C115
0.01F
C118
CR1
1N2810
44 43 42 41 40 39 38 37 36 35 34
AD6600AST
VCC
TB1
PCTB2
1
2
+
C2
SEL
SEL2
C100
C102
C3
SEL
VCC
GND
GND 30
GND
VDD
AVCC 31
GND 32
DVCC 33
CR2
1N2810
C104
C106
SMA
BIN
1:4
C108
T2
T14T
3
4
GND
GND 24
BIN 23
VCC
AVCC 25
ENC 26
ENC 27
CLK2X 28
AB_OUT 29
12 13 14 15 16 17 18 19 20 21 22
VDD
A
11 AIN
9 B_SEL
10 A_SEL
8 RSSI0
7 RSSI1
6 RSSI2
4 AVCC
3 C1
2 GND
1 DVCC
C113
0.01F
VCC
GND
VDD
1:4
(MSB)
D10
AIN
C114
0.1F
D9
GND
GND
7 K1115
D8
AVCC
VCC
D7
AVCC
VCC
D6
FLT
C1
0.1F
D5
FLT
R103
100
R2
D4
AVCC
VCC
14 U100
VCC
8
OUT
VEE
R1
D1
GND
T4
TI4T
4
3
D3
GND
GND
21
VCC
VCC
D2
AVCC
D0
(LSB)
REV. 0
BIN
CLKREF
2CLK
C120
C121
VCC
CLKREF
C116
0.01F
CLK_2
A/B
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
RSSI0
RSSI1
RSSI2
C299
0.1F
GND
GND
R299
2k
10
9
8
7
6
5
4
3
2
9
8
7
6
5
4
3
2
OE
1
8Q
7Q
6Q
5Q
4Q
3Q
2Q
1Q
U204
74LVQ00
11
8D
7D
6D
5D
4D
3D
2D
1D
CK
GND
GND
OE
1
8Q
7Q
6Q
5Q
4Q
3Q
2Q
1Q
U202
74LCX574
11
8D
7D
6D
5D
4D
3D
2D
1D
CK
12
13
14
15
16
17
18
19
12
13
14
15
16
17
18
19
13
12
CLKB
GND
GND
CLKA
U201
74LCX574
U204
74LVQ00
D7
D8
D9
D10
RSSI2
RSSI1
RSSI0
GND
A/B
D0
D1
D2
D3
D4
D5
D6
CLKA
CLK_2X
CLKB
R298
2
VDD
CLK
A
B
H20DM
J1
20
1
19
2
18
3
17
4
16
5
15
6
14
7
13
8
12
9
11
10
VDD
CLKA
CLK
BIT10
BIT9
BIT8
BIT7
BIT6
BIT5
BIT4
BIT3
CLK
CLKX
BIT2
BIT1
BIT0
GND
GND
GND
GND
GND
GND
GND
RSSIB2
RSSIB1
RSSIB0
GND
11
U204
74LVQ00
U204
74LVQ00
BIT7
BIT8
BIT9
BIT10
RSSIB2
RSSIB1
RSSIB0
A/B
BIT0
BIT1
BIT2
BIT3
BIT4
BIT5
BIT6
CLKX
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
A/B
GND
R100
10k
VCC
R101
10k
VCC
REMOVE 21 AND 30
H50DM
J201
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
AD6600
AD6600
22
REV. 0
AD6600
Connecting the AD6600 with the AD6620
ENC
ENC
IN15
IN14
IN13
IN12
IN11
IN10
IN9
IN8
IN7
IN6
IN5
IN4
IN3
IN2
IN1
IN0
EXP2
EXP1
EXP0
A/B
CLK
RSSI2
RSSI1
RSSI0
AB_OUT
CLK2
Figure 32 shows the timing details between the AD6600 and the
AD6620. On Clock 1, D[10:0], RSSI[2:0], and AB_OUT are
captured by the AD6620. Since AB_OUT has changed state from
the previous clock, the D[10:0] and RSSI[2:0] are processed by
the AD6620. This clock allows adequate setup and hold time
for AB_OUT, D[10:0], and RSSI[2:0] to be captured by the
AD6620.
On Clock2, D[10:0], RSSI[2:0], and AB_OUT are captured
by the AD6620. Since AB_OUT has not changed from the
previous clock, the D[10:0] and RSSI[2:0] are ignored by the
AD6620. This clock is concerned only with the AB_OUT setupand-hold time.
AD6620
38.5
38.5
CLK2
CLOCK1
3.0
16.5
CLOCK2
3.0
16.5
D [10:0]
RSSI [2:0]
12.5
7.0
AB_OUT
REV. 0
23
AD6600
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
0.063 (1.60)
MAX
C009662.57/00 (rev. 0)
0.472 (12.00) SQ
0.030 (0.75)
0.018 (0.45)
33
23
34
22
SEATING
PLANE
0.394
(10.0)
SQ
TOP VIEW
(PINS DOWN)
44
12
1
0.057 (1.45)
0.053 (1.35)
0.031 (0.80)
BSC
0.018 (0.45)
0.012 (0.30)
PRINTED IN U.S.A.
0.006 (0.15)
0.002 (0.05)
11
24
REV. 0