Escolar Documentos
Profissional Documentos
Cultura Documentos
aP89682K/341K/170K/085K
VOICE OTP IC
aP89682K 682sec
aP89341K 341sec
aP89170K 170sec
aP89085K 85sec
APLUS
Address:
3 F-10, No. 32, Sec. 1, Chenggung Rd., Taipei,
Taiwan 115, R.O.C.
(115) 32 3 10.
Sales E-mail:
sales@aplusinc.com.tw
TEL: 886-2-2782-9266
FAX: 886-2-2782-9255
WEBSITE : http: //www.aplusinc.com.tw
Ver 1.11
Support E-mail:
edit@aplusinc.com.tw
May 05 2015
aP89682K/341K/170K/085K
FEATURES
DESCRIPTION
aP89682K/341K/170K/085K series high performance Voice OTP is fabricated with Standard CMOS
process with embedded 16M/8M/4M/2M bits EPROM. It can store up to 682/341/170/85 sec voice
message with 4-bit ADPCM compression at 6KHz sampling rate. 16-bit PCM and 8-bit PCM is also
available for user selecting. User selectable triggering and output signal options provide maximum
flexibility to various applications. Built-in resistor controlled oscillator, 16-bit current mode DAC
output and 14-bit current mode PWM direct speaker driving output minimize the number of
external components. PC controlled programmer and developing software are available.
Ver 1.11
May 05 2015
aP89682K/341K/170K/085K
PIN NAMES
PIN
(24-pin)
Playback
Mode
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19 ~ 24
S7
S8
VPP
VOUT1
VOUT2
VDDP
VDDA
NC
OSC
COUT
VSS
OUT3
OUT2
OUT1
RST
SBT
M1
M0
S1~S6
Ver 1.11
OTP
Program
Mode
VPP
VDDP
VDDA
VSS
RST
S2S3
Description
Trigger pin (I/O pin with internal pull-down)
Trigger pin (I/O pin with internal pull-down)
Supply ground
PWM output to drive speaker directly
PWM output to drive speaker directly
Supply voltage
Analog supply voltage
Oscillator input
DAC current output
Supply ground
Programmable output (I/O pin)
Programmable output (I/O pin)
Programmable output (I/O pin)
Reset pin (input pin with internal pull-down)
Trigger pin (I/O pin with internal pull-down)
Mode select pin 1 (input with internal pull-down)
Mode select pin 0 (input with internal pull-down)
Trigger input (I/O pin with internal pull-down)
3
May 05 2015
aP89682K/341K/170K/085K
PIN DESCRIPTIONS
S1 ~ S8
Input Trigger Pins:
- In Key Mode, S1 to S8 is used to trigger 57 Voice groups.
- In CPU Parallel Mode, S1 to S8 serve as Voice Group address inputs for 1024 Voice Groups with
S1 as LSB and S8 as MSB.
- In SPI Mode, S1 is Chip Select (SC) pin to initiate the command input. S2 is the Serial Clock
(SCK) pin which clocks the input command and data bits into the chip. S3 is the Data In (DI) pin
in which command and data bits are shifted input into the chip.
- In I2C Mode,S2 is the Serial Clock (SCK) pin which clocks the input command and data bits into
the chip. S3 is the Data In (DI) pin in which command and data bits are shifted input into the
chip.
- In MP3 Mode, S1:Backward. S2 :Forward. S3:Stop. S4: Reset.
- In aP89 Mode 1 and Mode 2 : compatible with APLUS 1st Generation OTP IC
(aP89341/aP89170/aP89085 ) usage.
SBT
Input Trigger Pin:
- In Key Mode, this pin is trigger pin to play Voice Groups one time or looping sequentially up to
1024 Voice Groups.
- In CPU Parallel Mode, this pin is used as address strobe to latch the Voice Group address input at
S1 to S8 and starts the voice playback.
- In MP3 Mode, this pin is Play / Pause.
VDDP and VDDA
Power Supply Pins: These two pins must be connected together to the positive power supply.
VSS
Power Ground Pins: These two pins must be connected to the power ground.
M0 and M1
In Key ModeCPU Parallel ModeMP3 ModeSPI ModeI2C Mode and aP89 Mode 2,
M0 and M1 can be used for Crystal oscillator or volume control.
In aP89 Mode 1 Operating Mode Setting Pins:
- M1=0, M0=0 set the chip into Key Trigger Mode
- M1=0, M0=1 set the chip into CPU Parallel Command Mode
- M1=1, M0=0 set the chip into CPU Serial Command Mode
- M1=1, M0=1 set the chip into OTP Programming Mode
VOUT1 and VOUT2
14-bit PWM output pins which can drive speaker and buzzer directly for voice playback.
OSC
During voice playback, an external resistor is connected between this pin and the VDD pin to set
the sampling frequency. Or keep OSC floating if choosing INT-Rosc.
Ver 1.11
May 05 2015
aP89682K/341K/170K/085K
VPP
During voice playback, this pin must be connected together with VSS. In OTP Programming
Mode, this pin is connected to a separate 8.5V power supply voltage for OTP programming.
OUT1, OUT2 and OUT3
OUT1,OUT2 and OUT3 can select output function as below :
0: DacEn : When voice is playing in DAC, output high level signal.
1: fsm_busy : When voice is playing, output high level signal.
2: fsm_led_out : When voice is playing, output high level signal
3: 3Hz : When voice is playing, output 3Hz pulse.
4: in_pause : When voice has been paused, output high level signal
5: fsm_stop_out : When voice plays finished, output stop pulse
6: LoadBit : After load voice data to buffer success, output logic high signal.
7: ~DacEn : Inverted output of DacEn
8: ~fsm_busy : Inverted output of fsm_busy
9: ~fsm_led_out : Inverted output of fsm_led_out
10: ~3Hz : Inverted output of 3Hz.
11: ~in_pause : Inverted output of in_pause .
12: ~fsm_stop_out : Inverted output of fsm_stop_out .
13: ~LoadBit : Inverted output of LoadBit.
COUT
16-bit current mode DAC output for voice playback
RST
Chip reset in playback mode.
Ver 1.11
May 05 2015
aP89682K/341K/170K/085K
aP89682K
aP89341K
aP89170K
16M bits
8M bits
4M bits
2M bits
2016
2016
2016
2016
1024
1024
1024
1024
Voice Length
(@ 6KHz 4-bit ADPCM)
682 sec
341 sec
170 sec
85 sec
Memory size
aP89085K
Group 1
B0 B12
Group 2
Group 3
Group 4
Music
B16 B40
Ver 1.11
May 05 2015
aP89682K/341K/170K/085K
Group Options
User selectable options that affect each individual group are called Group Options. They are:
Fig. 1 to Fig. 6 show the voice playback with different combination of triggering mode and the
relationship between outputs and voice playback.
May 05 2015
aP89682K/341K/170K/085K
TRIGGER MODES
There are seven trigger modes available for aP89682K/341K/170K/085K series.
Key Mode
CPU Parallel Mode
aP89 Mode 1
aP89 Mode 2
SPI Mode
I2C Mode
MP3 Mode
Ver 1.11
May 05 2015
aP89682K/341K/170K/085K
Key Mode
With this trigger mode, the beginning 57 Voice Groups are triggered by setting S1 to S8 to HIGH or
LOW in different combinations. Each Voice Group can have its only independent trigger options (See
Fig. 1,2,4 and 5 for trigger options definition).
A maximum of 1024 Voice Groups are available. And can be triggered one by one sequentially with
the SBT key (See Fig. 3 and 6).
The setting of S1 to S8 for triggering the 1st to the 57nd Voice Groups are as follow:
Voice Group
S1
S2
S3
S4
S5
S6
S7
S8
SW1
SW2
SW3
SW4
SW5
SW6
SW7
SW8
SW9
SW10
SW11
SW12
SW13
SW14
SW15
SW16
SW17
SW18
SW19
SW20
SW21
SW22
SW23
SW24
SW25
SW26
SW27
SW28
SW29
SW30
SW31
SW32
SW33
SW34
SW35
SW36
SW37
SW38
SW39
SW40
SW41
SW42
SW43
SW44
SW45
SW46
SW47
SW48
SW49
SW50
SW51
SW52
HIGH
NC
NC
NC
NC
NC
NC
NC
HIGH
NC
NC
NC
NC
NC
NC
HIGH
HIGH
NC
NC
NC
NC
NC
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
NC
HIGH
HIGH
NC
HIGH
NC
NC
NC
NC
NC
NC
HIGH
HIGH
NC
NC
NC
NC
NC
NC
HIGH
HIGH
NC
NC
NC
NC
NC
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
NC
HIGH
NC
NC
HIGH
NC
NC
NC
NC
NC
NC
HIGH
HIGH
NC
NC
NC
NC
NC
HIGH
HIGH
HIGH
NC
NC
NC
NC
NC
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
NC
NC
NC
NC
NC
NC
HIGH
HIGH
NC
NC
NC
NC
NC
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
NC
NC
NC
NC
NC
NC
HIGH
HIGH
NC
NC
NC
NC
NC
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
NC
NC
HIGH
NC
NC
NC
NC
NC
NC
HIGH
HIGH
NC
NC
NC
NC
NC
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
NC
NC
NC
HIGH
NC
NC
NC
NC
NC
NC
HIGH
HIGH
NC
NC
NC
NC
NC
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
NC
NC
NC
NC
HIGH
NC
NC
NC
NC
NC
NC
HIGH
HIGH
NC
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
NC
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
NC
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
NC
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
NC
HIGH
HIGH
HIGH
Ver 1.11
May 05 2015
SW53
SW54
SW55
SW56
SW57
Note:
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
NC
HIGH
HIGH
HIGH
HIGH
aP89682K/341K/170K/085K
HIGH
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
HIGH
HIGH
HIGH
HIGH
HIGH
NC
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
aP89 Mode 1
This trigger mode is function setting compatible with APLUS 1st Generation OTP IC
(aP89341/aP89170/aP89085 ) usage.
Ver 1.11
10
May 05 2015
aP89682K/341K/170K/085K
aP89 Mode 2
Extra Volume control command under aP89 CPU Serial Command mode.
Command
VOL-(B1h)
VOL++
(B4h)
VOL SET
(B2h)
D7
D6
D5
D4
D3
D2
D1
D0
Description
V3
V2
V1
V0
SPI Mode
This trigger mode is specially designed for simple CPU interface. The aP89682K/341K/170K/085K
is controlled by command sent to it from the host CPU. S1 to S3 are used to input command word
into the chip while OUT1 to OUT3 as output from the chip to the host CPU for feedback response.
Command input into the chip 16-bit data. The first 8-bit data is command bits while the second 8-bit
data (if any) is the Voice Group address data or set volume of value. Table 1 summarize the available
commands and their functions.
Ver 1.11
11
May 05 2015
aP89682K/341K/170K/085K
Table1
CMD
STATUS
LOAD
PLAY
PU1
PU2
PD1
PD2
VOL
VOL-VOL-VOL++
PAUSE
RESUME
REWIND
b-15 b-14 b-13 b-12 b-11 b-10 b- 9 b-8 b-7 b- 6 b- 5 b-4 b-3 b-2 b-1 b-0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
1
1
1
1
0
0
0
1
1
1
0
1
1
0
0
1
1
0
0
1
0
0
1
1
0
1
0
1
0
1
0
1
0
0
1
0
0
1
0
1
0
1
0
1
0
1
1
0
1
X 1
1 1
Address
Address
Dont care
Dont care
Dont care
Dont care
Mute X X
Dont care
Dont care
Dont care
Dont care
Dont care
Vol_Lv
b : bit
X : Dont care (maybe 1 or 0)
Load : The Load signal will become logic Low once the Voice Group is played and the address buffer
is released and ready for next Play action. (Address of value is section number - 1)
Play : The Play command pre-load the next Voice Group Address into the address buffer and play
voice. (Address of value is section number - 1)
PU1 : Power up the chip with NO ramp-up (suitable for VOUT direct drive)
PU2 : Power up the chip WITH ramp-up (suitable for COUT transistor drive)
PD1 : Power down the chip with NO ramp-down (suitable for VOUT direct drive)
PD2 : Power down the chip WITH ramp-down (suitable for COUT transistor drive)
VOL : Set voice of volume (volume level : 0 ~ 15 ; max = 0 , min = 15) and Mute (Mute:10B: set mute ,
Mute:01B: clear mute , ).
VOL-- : Set volume level decrease.
VOL++ : Set volume level increase.
Pause : Set voice pause.
Resume : Set voice resume.
Rewind : The voice repeat.
Ver 1.11
12
May 05 2015
aP89682K/341K/170K/085K
Ver 1.11
13
May 05 2015
aP89682K/341K/170K/085K
Ver 1.11
14
May 05 2015
aP89682K/341K/170K/085K
a. PDN1 will power-down the chip and set the COUT data to 00H immediately.
b. PDN2 will power-down the chip by Ramp-down the COUT from its current value to 00H.
c. The OUT1 pin (BUSY) will output logic HIGH during Ramp-down operation.
d. PDN2 (Power-down with ramp-down) will be executed correctly only if PU2 is
executed before.
6. Volume Set
a. Command timing reference Fig. 8 SPI command timing.
b. D3 to D0 total 4bits (0 ~ 15) set volume level (max : 0 , min : 15)
c. If D7 D6 (10b) set mute , D7 D6 (01b) clear mute.
7. Volume - - (VOL - - : 48xxh)
a. Command timing reference Fig. 8 SPI command timing.
b. Set volume level decrease.
8. Volume + + (VOL + + : 54xxh)
a. command timing reference Fig. 8 SPI command timing.
b. Set volume level increase.
9. Pause and Resume (PAUSE:64h; RESUME:68h)
a. Command timing reference Fig. 8 SPI command timing.
b. In Pause state, VOUT1 and VOUT2 will stay at logic LOW while the COUT will stay at
the current D/A data level (i.e. COUT is kept outputting an DC current). When Resume,
the COUT data will continue at the current D/A data level.
c. The Pause state will be released by PDN1, PDN2 and RESUME commands.
10. Rewind (REWIND : 78xxh)
a. Command timing reference Fig. 8 SPI command timing.
b. The voice repeat.
I2C Mode
This trigger mode is specially designed for simple CPU interface. The aP89682K/341K/170K/085K
is controlled by command sent to it from the host CPU. S2 and S3 are used to input command word
into the chip while OUT1 to OUT3 as output from the chip to the host CPU for feedback response.
S2 acts as SCK (Serial Clock) to clock-in the command word at rising edge.
S3 acts as DI (Data-In) to input the command bits.
OUT1 acts as BUSY to indicate the chip is in busy state.
OUT2 acts as POUT to output user selected information.
OUT3 acts as Load signal to indicate the Voice Group address buffer is full.
M0 acts as volume level increase.
M1 acts as volume level decrease.
Command input into the chip 16-bit data. The first 8-bit data is command bits while the second 8-bit
data (if any) is the Voice Group address data or set volume of value. Table 1 summarize the available
commands and their functions.
Ver 1.11
15
May 05 2015
aP89682K/341K/170K/085K
16
May 05 2015
aP89682K/341K/170K/085K
MP3 Mode
This trigger mode is specially designed for simple MP3 function.
User can start to Play or Pause the voice by SBT pin, and Backward or Forward play by S1 pin or S2
pin, up to 1024 Voice Sections.
Oscillator Resistance
We have 3 modes can choose: Internal resistorExternal resistorCrystal resistance
Rosc Int No need to add resistance
Rosc Ext Use 68K ohm resistance in OSC pin
XT - Setting Crystal mode in M0 pin and M1 pin
1. Use 10pF ~ 30pF for capacitor.
2. The crystal use 16MHz.
Ver 1.11
17
May 05 2015
aP89682K/341K/170K/085K
BLOCK DIAGRAM
Rating
Unit
VDD - VSS
-0.5 ~ +5.0
VIN
VOUT
VSS <VOUT<VDD
T (Operating):
-10 ~ +85
T (Junction)
-10 ~ +85
T (Storage)
-10 ~ +85
Ver 1.11
18
May 05 2015
aP89682K/341K/170K/085K
DC CHARACTERISTICS ( TA = 0 to 70)
Symbol
VDD
Fc/Fc
Parameter
Min.
Operating Voltage
2.0
Chip to chip frequency variation -1.5
Symbol
Parameter
ISB
Standby current
IOP
Operating current
IIH
Input current
VIH
VIL
IOH
IOL
IVOUT
VOUT Current
ICOUT
COUT Current
F/F
Frequency Stability
VDD
3.3
4.5
3.3
4.5
3.3
4.5
3.3
4.5
3.3
4.5
3.3
4.5
3.3
4.5
3.3
4.5
3.3
4.5
3.3
Min.
Typ.
Typ.
Max.
5.0
+1.5
Unit
1.0
1.0
uA
4.5
1.5
Condition
mA
uA
VIL=3.3V
VIL=4.5V
V
V
153.0
227.0
4.0
4.0
1.5
Condition
Max.
11.0
18.3
7.6
17.2
1.9
2.7
1.0
1.7
-16.6
-25.1
26.4
36.8
-146.0
-218.0
0.0
0.0
Unit
V
%
mA
VOH=2.0V
VOH=3.5V
mA
VOL=1.0V
mA
Load=8
mA
VCOUT=1.0V
Note1
Note2
Note1:
Note2:
Ver 1.11
19
May 05 2015
aP89682K/341K/170K/085K
TIMING WAVEFORMS
KEY Trigger Mode
tKD
tKDD
S1~S8, SBT
tSTPD
COUT
STOP
tSTPW
BUSY
tBH
tBD
Addr.
S1~S8
SBT
tAH
tSBTW
tCS
S1(CS)
tDH
S3(SDI)
tCOUTD
tSCKW
S2(CLK)
COUT
tDS
tBH
tSCKC
tBD
BUSY
FULL
(LOAD)
tFD
I2C Mode
tDH
S3(SDI)
tCOUTD
tSCKW
S2(CLK)
COUT
tDS
tBH
tSCKC
tBD
BUSY
LOAD
tFD
Ver 1.11
20
May 05 2015
aP89682K/341K/170K/085K
AC CHARACTERISTICS ( TA = 0 to 70
, VDD = 3.3V, VSS = 0V, 8KHz sampling )
Symbol
Parameter
Min.
Typ.
Max.
Unit
Note
1,2
tKD
16
ms
tKD
24
ms
tKD
65
tKD
200
tKDD
256/Fs
tSTPD
256
tSTPW
64
ms
tBD
100
ns
tBH
100
ns
tAS
100
ns
tAH
100
ns
tSBTW
16
ms
1,2
tSBTW
65
1,2
tCS
100
ns
tCH
100
ns
tDS
100
ns
tDH
100
ns
tSCKW
tSCKC
tCOUTD
256
tFD
100
ns
tLEDC
Hz
Notes :
1. This parameter is inversely proportional to the sampling frequency.
2. The long or short debounce time is selectable as whole chip option during Voice Files Compiling.
3. This parameter is proportional to the sampling frequency.
4. Fs is sampling frequency in Hz
Ver 1.11
21
1,2
1,2
1,2
4
May 05 2015
aP89682K/341K/170K/085K
TYPICAL APPLICATIONS
Key Mode
Fig. 16
Ver 1.11
22
May 05 2015
aP89682K/341K/170K/085K
Fig. 17
Note:
1.
2.
3.
4.
C is capacitor from 0.1uF to 4.7uF depends on the kind of Vdd source and sound loudness.
Rb is base resistor from 120 Ohm to 390 Ohm depends on Vdd value and transistor gain.
T is an NPN transistor with beta larger than 150.
Reference value for the above components are Rb = 390 Ohm and T = 8050D.
Ver 1.11
23
May 05 2015
aP89682K/341K/170K/085K
Fig. 18
Ver 1.11
24
May 05 2015
aP89682K/341K/170K/085K
I2C Mode
Fig. 19
Ver 1.11
25
May 05 2015
aP89682K/341K/170K/085K
MP3 Mode
Fig. 20
Ver 1.11
26
May 05 2015
aP89682K/341K/170K/085K
Notes:
1.
2.
3.
4.
Ver 1.11
27
May 05 2015
aP89682K/341K/170K/085K
Notes:
1.Between VPP and GND should add 10K.
2.VDDA and VDDP should be connected to the Positive Power Supply.
3.VSSA and VSSP should be connected to the Power GND.
4.Substrate should be connected to the Power GND.
Ver 1.11
28
May 05 2015
aP89682K/341K/170K/085K
Ver 1.11
29
May 05 2015
aP89682K/341K/170K/085K
HISTORY
2015/03/10
aP89682K_341K__170K_085K SPEC.
Ver 1.11
30
May 05 2015