Escolar Documentos
Profissional Documentos
Cultura Documentos
FET Applications
FET biasing methods and modeling.
Small-signal analysis.
Introduction
The general relationships that can be applied to the dc
analysis of all FET amplifiers.
and
Fixed-Bias Configuration
The resistor RG is present to ensure that Vi appears at the
input to the FET amplifier for the ac analysis.
Fixed-Bias Configuration
Applying KVL,
Fixed-Bias Configuration
ID could be found using graphical method. the fixed level of VGS has
been superimposed as a vertical line at VGS =- VGG.
At any point on the vertical line, the level of VGS is VGG.
The ID must simply be determined on this vertical line.
Note:
Find the intermediate
plot points
Fixed-Bias Configuration
The drain-to-source voltage of the output,
Applying KVL,
given
Self-Bias Configuration
self-bias configuration eliminates the need for two dc supplies.
The controlling gate-to-source voltage is now determined by
the voltage across a resistor RS.
Self-Bias Configuration
Applying KVL,
-------- eq1
Self-Bias Configuration
Substitute eq1into Shockleys equation
apply
Self-Bias Configuration
choose a level of ID equal to one-half the saturation level
for second point for the straight-line plot
10
Self-Bias Configuration
11
Example
12
Solution
13
14
Applying KVL,
dc analysis.
15
Substitute VGS,=0V,
16
17
18
Example
Solution
20
21
Applying KVL,
dc analysis.
22
VGS = VSS |I
=0 mA
and
as VGS = 0V ;
VSS
ID =
|V
RS
GS
23
=0 V
With
VD = VDD I D RD
24
Solution
25
26
Since the transfer curve will cross the vertical axis at IDSS
the drain current for the network is set at the level of
Applying KVL,
27
D-MOSFET Configuration
28
Example
29
Solution
30
Example
31
Solution
32
E-MOSFET Configuration
33
E-MOSFET Configuration
34
35
36
Transfer curve
37
Example
38
Solution
39
40
Example
Next, compare Q-point mathematic with mathematic
approach
41
Solution
42
Definition of gm
using transfer characteristic.
43
44
46
47
48
49
50
51
Input impedance, Zi
52
Output impedance, Zo
53
Voltage gain, Av
54
Example
55
56
Input impedance, Zi
57
Output impedance, Zo
Voltage gain, Av
58
59
Output impedance, Zo
Apply KCL,
60
61
Voltage gain, Av
Apply KVL,
62
63
Input impedance, Zi
64
Output impedance, Zo
65
Voltage gain, Av
66
67
Input impedance, Zi
68
Output impedance, Zo
Apply KCL,
69
Voltage gain, Av
Apply KVL,
70
Example
Fig 9.44
71
72
Input impedance, Zi
Apply KVL,
73
Apply KCL,
Output impedance, Zo
74
Voltage gain, Av
Apply KCL,
75
Example
Calculate Vo
76
D-MOSFET
77
E-MOSFET
78
E-MOSFET
and
79
80
Input impedance, Zi
81
Output impedance, Zo
82
Voltage gain, Av
AV = g m ( RF || rd || RD )
AV = g m RD
83
Example
85
Input impedance, Zi
Output impedance, Zo
Voltage gain, Av
86