Você está na página 1de 10

HCF4051B

SINGLE 8-CHANNEL
ANALOG MULTIPLEXER/DEMULTIPLEXER

LOW "ON" RESISTANCE : 125 (Typ.)


OVER 15V p.p SIGNAL-INPUT RANGE FOR
VDD - VEE = 15V
HIGH "OFF" RESISTANCE : CHANNEL
LEAKAGE 100pA (Typ.) at VDD - VEE = 18V
BINARY ADDRESS DECODING ON CHIP
HIGH DEGREE OF LINEARITY : < 0.5%
DISTORTION TYP. at fIS = 1KHz, VIS = 5 Vpp,
VDD - VSS > 10V, RL = 10K
VERY LOW QUIESCENT POWER
DISSIPATION UNDER ALL DIGITAL
CONTROL INPUT AND SUPPLY
CONDITIONS : 0.2 W (Typ.)
at VDD - VSS = VDD - VEE =10V
MATCHED SWITCH CHARACTERISTICS :
RON = 5 (Typ.) FOR VDD - VEE = 15V
WIDE RANGE OF DIGITAL AND ANALOG
SIGNAL LEVELS : DIGITAL 3 to 20,
ANALOG TO 20V p.p.
QUIESCENT CURRENT SPECIFIED UP TO
20V
5V, 10V AND 15V PARAMETRIC RATINGS
INPUT LEAKAGE CURRENT
II = 100nA (MAX) AT VDD = 18V TA = 25C
100% TESTED FOR QUIESCENT CURRENT
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B " STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"

DIP

SOP

ORDER CODES
PACKAGE

TUBE

T&R

DIP
SOP

HCF4051BEY
HCF4051BM1

HCF4051M013TR

DESCRIPTION
The HCF4051B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
The HCF4051B analog multiplexer/demultiplexer
is a digitally controlled analog switch having low
ON impedance and very low OFF leakage current.
This multiplexer circuit dissipate extremely low
quiescent power over the full VDD - VSS and VDD VEE supply voltage range, independent of the
logic state of the control signals.
When a logic "1" is present at the inhibit input
terminal all channel are off. This device is a single
8-channel multiplexer having three binary control
inputs, A, B, and C, and an inhibit input. The three
binary signals select 1 of 8 channels to be turned
on, and connect one of the 8 inputs to the output.

PIN CONNECTION

October 2002

1/10

HCF4051B
INPUT EQUIVALENT CIRCUIT

PIN DESCRIPTION
PIN No

SYMBOL

11, 10, 9
6

NAME AND FUNCTION

A, B, C
INH
0 to 7
CHANNEL
IN/OUT
COM OUT/
IN
VEE

VSS

Negative Supply Voltage

16

VDD

Positive Supply Voltage

13, 14, 15,


12, 1, 5, 2, 4
3

Binary Control Inputs


Inhibit Inputs
Indipendent inputs/outputs
Common Output/Input
Supply Voltage

TRUTH TABLE
INPUT STATES
"ON" CHANNEL (S)
INHIBIT

0
0
0
0
0
0
0
0
1

0
0
0
0
1
1
1
1
X

0
0
1
1
0
0
1
1
X

0
1
0
1
0
1
0
1
X

FUNCTIONAL DIAGRAM

2/10

0
1
2
3
4
5
6
7
NONE

HCF4051B
ABSOLUTE MAXIMUM RATINGS
Symbol
VDD

Parameter
Supply Voltage

VI

DC Input Voltage

II

DC Input Current

Value

Unit

-0.5 to +22

-0.5 to VDD + 0.5


10

V
mA

500 (*)
100

mW
mW

Top

Power Dissipation per Package


Power Dissipation per Output Transistor
Operating Temperature

-55 to +125

Tstg

Storage Temperature

-65 to +150

PD

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to VSS pin voltage.
(*) 500mW at 65 C; derate to 300mW by 10mW/C from 65C to 85C

RECOMMENDED OPERATING CONDITIONS


Symbol
VDD

Parameter
Supply Voltage

VI

Input Voltage

Top

Operating Temperature

Value

Unit

3 to 20

0 to VDD

-55 to 125

3/10

HCF4051B
DC SPECIFICATIONS
Test Condition
Symbol

IL

Parameter

OFF*

OFF*

Resistance RON
(between any 2 of
4 switches)

Input Capacitance

CO

Output
Capacitance

CIO

Feedthrough

IIH, IIL
CI

Input Leakage
Current
Input Capacitance

TA = 25C
Max.

5
10
15
20

0.04
0.04
0.04
0.08

5
10
20
100

150
300
600
3000

150
300
600
3000

470
180
125
10
10
5
0.1

1050
400
280

1200
520
360

1200
520
360

100

1000

1000

nA

0.1

100

1000

1000

nA

0 < VI <
VDD

18

Min.

Min.

Max.

Min.

Max.

5
-5

-5

pF

30
0.2

= VDD
thru
1K

VEE = VSS
RL = 1K
to VSS
IIS < 2A
(on all OFF
channels)

VI = 0/18V

5
10
15
5
10
15

1.5
3
4
3.5
7
11

18

* Determined by minimum feasible leakage measurement for automating testing.

4/10

-40 to 85C -55 to 125C Unit

Typ.

5
10
15
5
10
15
18

CONTROL (Address or Inhibit)


Input Low Voltage
VIL

Input High Voltage

VDD
(V)

0 < VI <
VDD

Channel Leakage
Current (All
Channel OFF)
(COMMON O/I)
Channel Leakage
Current (Any
Channel OFF)

CI

VIH

VSS
(V)

Quiescent Device
Current (all
switches ON or all
switches OFF)

SWITCH
RON Resistance

ON

VEE
(V)

VIS
(V)

Value

1.5
3
4
3.5
7
11

10-3

0.1

7.5

1.5
3
4
3.5
7
11

V
1

A
pF

HCF4051B
DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25C, CL = 50pF, all input square wave rise and
fall time = 20 ns )
Test Condition
Parameter

VEE
(V)

Propagation Delay
Time (signal input to
output)
Frequency Response
Channel "ON" (sine
wave input) at
20 log VO/VI = - 3dB
Feedthrough (all
channels OFF) at
20 log VO/VI = - 40dB
Frequency Signal
Crosstalk at
20 log VO/VI = -40dB

RL
(K)

fI
(KHz)

= VSS

5(*)

= VSS

Sine Wave Distortion


= VSS
fIS = 1KHz Sine Wave

10

10 (1)

Min. Typ. Max.

5
10
15

30
15
11

10

5(*)

10

2(*)
3(*)
5(*)
0
0
0
0
0
0
0
0

Unit

VDD
(V)

10

5(*)

CONTROL (Address or Inhibit)


Propagation Delay:
0
Address to Signal
0
OUT (Channels ON
0
or OFF)
-5
Propagation Delay:
0
Inhibit to Signal OUT
0
1
(Channel turning ON)
0
-10
Propagation Delay:
0
Inhibit to Signal OUT
0
10
(Channel turning
0
OFF)
-10
Address or Inhibit to
Signal Crosstalk

VSS
(V)

VDD

200

= VSS

VI
(V)

Value

VO at Common
OUT/IN
VO at any
channel
VO at Common
OUT/IN
VO at any
channel
Between any 2
channels

60
30
20

ns

20
MHz
60
12
MHz
8
3

MHz

5
10
15

0.3
0.2
0.12

5
10
15
5
5
10
15
5
5
10
15
5

360
160
120
225
360
160
120
200
200
90
70
130

10

VC = VDD-VSS
(square wave)

65

720
320
240
450
720
320
240
400
450
210
160
300

ns

ns

ns

mV
peak

(1) Both ends of channel.


* Peak to Peak voltage symmetrical about (VDD - VEE ) /2

5/10

HCF4051B
TYPICAL BIAS VOLTAGES

The ADDRESS (digtal-control inputs) and INHIBIT logic levels are : "0"=VSS and "1"=VDD. The analog signal (through the TG) may swing
from VEE to VDD

SPECIAL CONSIDERATIONS
Control of analog signals up to 20V peak to peak
can be achieved by digital signal amplitudes of 4.5
to 20V (if VDD - VSS = 3V, a VDD - VEE of up to 13V
can be controlled; for VDD - VEE level differences
above 13V, a VDD - VSS of at least 4.5V is
required. For example, if VDD = +5, VSS = 0, and
VEE = -13.5, analog signals from -13.5V to 4.5V
can be controlled by digital inputs of 0 to 4.5V. In
TEST CIRCUIT

CL = 50pF or equivalent (includes jig and probe capacitance)


RL = 200K
RT = ZOUT of pulse generator (typically 50)

6/10

certain applications, the external load resistor


current may include both VDD and signal-line
components. To avoid drawing VDD current when
switch current flows into the transmission gate
inputs, the voltage drop across the bidirectional
switch must not exceed 0,8V (calculated from RON
values shown in DC SPECIFICATIONS). No VDD
current will flow through RL if the switch current
flows into lead 3.

HCF4051B
WAVEFORM 1 : CHANNEL BEING TURNED ON (RL = 1K, f=1MHz; 50% duty cycle)

WAVEFORM 2 : CHANNEL BEING TURNED OFF (RL = 1K, f=1MHz; 50% duty cycle)

7/10

HCF4051B

Plastic DIP-16 (0.25) MECHANICAL DATA


mm.

inch

DIM.
MIN.
a1

0.51

0.77

TYP

MAX.

MIN.

TYP.

MAX.

0.020
1.65

0.030

0.065

0.5

0.020

b1

0.25

0.010

20

0.787

8.5

0.335

2.54

0.100

e3

17.78

0.700

7.1

0.280

5.1

0.201

L
Z

3.3

0.130
1.27

0.050

P001C
8/10

HCF4051B

SO-16 MECHANICAL DATA


DIM.

mm.
MIN.

TYP

A
a1

inch
MAX.

MIN.

TYP.

1.75
0.1

0.068

0.2

a2

MAX.

0.003

0.007

1.65

0.064

0.35

0.46

0.013

0.018

b1

0.19

0.25

0.007

0.010

0.5

0.019

c1

45 (typ.)

9.8

5.8

10

0.385

6.2

0.228

0.393
0.244

1.27

0.050

e3

8.89

0.350

3.8

4.0

0.149

0.157

4.6

5.3

0.181

0.208

0.5

1.27

0.019

0.050

M
S

0.62

0.024
8 (max.)

PO13H
9/10

HCF4051B

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com

10/10