Escolar Documentos
Profissional Documentos
Cultura Documentos
y and
Electronics- Revision
Date
Lecture Topics
Continuous Assessment
[1] DC Circuits
[1] DC Circuits
[1] DC Circuits
[4] AC Circuits
[4] AC Circuits
[4] AC Circuits
[2] First
First-order
order
Transients
[2] First-order
Transients
[3] Transformers
[5] Logic
L i Circuits
Ci it
[5] Logic Circuits
[5] Logic Circuits
Remarks
Percentages
30%
Tests
Assignments
40%
30%
DC circuit
Terms and symbols in circuit analysis: ideal/controlled source,
source network:
node, branch, mesh, and loop.
Sign convention in circuit analysis
Ohms law, and KCL/KVL
DC circuit solution methods
I.
Node voltage method
II
II.
Mesh current method
III.
Thevenins and Nortons equivalent circuits
IV.
Superposition theorem
Maximum power transfer theory
AC circuit
Phasor, impedance and their calculations and diagrams:
Phasor
-Magnitude associated with the angle
- resistance and reactance: inductance and capacitance taking AC
frequency into account
Z=R+jX, I = V/Z,
Solving steady state AC circuits containing inductors, capacitors, and AC
sources (circuit laws-kcl/kvl/mesh/nodal
sources.
laws kcl/kvl/mesh/nodal still apply)
p (t ) = v(t ) i (t )
Pav =
1
p (t )dt
T 0
Different powers (real, reactive etc.) and power factor for AC circuits and
load respectively
S = Pav + jQ
Average power
Power
factor
=
= VI cos + jVI sin
Total volt - amperes
= VIe j =VI*
Power distribution and measurement in three-phase systems.
VL = L di/dt, Ic = C dV/dt
Universal waveforms of first-order transients.
t t o
t t o
Procedure:
1.
2.
3.
Ideal transformer
Dot convention and mutual inductance.
inductance
Analyze
y circuits with coupled
p
inductors and transformer. ((
kcl/kvl/mesh/nodal )
Understand the properties of ideal and linear transformers
transformers. (voltage/
current/impedance)
Use transformer for impedance matching and voltage level adjustment.
Logic circuits
Numbering system: dec ->
> bin,
bin hex ->
> dec etc.,
etc 2
2s
s complement
Combinational circuit:
K map (or boolean algebra)
K-map
NAND gates and NOR gates only
Sequential
S
ti l llogic
i circuit
i
it