Escolar Documentos
Profissional Documentos
Cultura Documentos
CSD2012
DHT, HCMUT
References
[1] J. J. Carr, RF Components and Circuits, Newnes, 2002.
CSD2012
DHT, HCMUT
Example:
CSD2012
DHT, HCMUT
CSD2012
DHT, HCMUT
LC IF Filters
The basic type of filter, and once the most common, is the LC filter,
which comes in various types:
CSD2012
DHT, HCMUT
CSD2012
DHT, HCMUT
CSD2012
DHT, HCMUT
CSD2012
DHT, HCMUT
CSD2012
DHT, HCMUT
10
CSD2012
DHT, HCMUT
11
CSD2012
DHT, HCMUT
IF Amplifiers (1)
A simple IF amplifier is shown in below figure:
12
CSD2012
DHT, HCMUT
IF Amplifiers (2)
The IF amplifier in below is based on the popular MC-1350P:
13
CSD2012
DHT, HCMUT
IF Amplifiers (3)
More IF amplifier ICs (MC-1590, SL560C):
14
CSD2012
DHT, HCMUT
IF Amplifiers (4)
15
CSD2012
DHT, HCMUT
Chapter 6:
RF Oscillator and
Frequency Synthesizer
CSD2012
DHT, HCMUT
References
[1] J. Rogers, C. Plett, Radio Frequency Integrated Circuit Design,
Artech House, 2003.
[2] W. A. Davis, K. Agarwal, Radio Frequency Circuit Design, John
Wiley & Sons, 2001.
[3] F. Ellinger, RF Integrated Circuits and Technologies, Springer
Verlag, 2008.
[4] U. L. Rohde, D. P. Newkirk, RF/Microwave Circuit Design for
Wireless Applications, John Wiley & Sons, 2000.
17
CSD2012
DHT, HCMUT
18
CSD2012
DHT, HCMUT
For an oscillator, the output Vo is nonzero even if the input signal Vi is zero.
This can only possible if the closed loop gain A is infinity. It means:
This is called the Barkhausen criterion for oscillation and is often described
in terms of its magnitude and phase separately. Hence oscillation can occur
when
19
CSD2012
DHT, HCMUT
20
CSD2012
DHT, HCMUT
21
CSD2012
DHT, HCMUT
22
CSD2012
DHT, HCMUT
23
CSD2012
DHT, HCMUT
where
and
The forward gain:
and the feedback transfer function:
Dept. of Telecomm. Eng.
Faculty of EEE
24
CSD2012
DHT, HCMUT
At this frequency:
25
CSD2012
DHT, HCMUT
26
CSD2012
DHT, HCMUT
27
CSD2012
DHT, HCMUT
For the amplifier to oscillate, the current Ib and I1 must be nonzero even
Vin = 0. This is only possible if the system determinant:
28
CSD2012
DHT, HCMUT
Since hfe is real and possitive, Z2 and Z3 must be of opposite sign. That is:
Since hie is nonzero, then
or
Thus, since hfe is positive, then Z1 and Z2 will be reactances of same kind.
29
CSD2012
DHT, HCMUT
30
CSD2012
DHT, HCMUT
f =
2 L
f =
C1C2
C1 + C2
31
1
2 LC
CSD2012
DHT, HCMUT
32
CSD2012
DHT, HCMUT
33
CSD2012
DHT, HCMUT
34
CSD2012
DHT, HCMUT
35
CSD2012
DHT, HCMUT
36
CSD2012
DHT, HCMUT
fp
37
CSD2012
DHT, HCMUT
or
38
CSD2012
DHT, HCMUT
39
CSD2012
DHT, HCMUT
These types of crystal oscillators are designed around the CE amplifier stage
of a Colpitts oscillator. The input signal to the base of the transistor is inverted
at the transistors output. The output signal at the collector is then taken through
a 180o phase shifting network which includes the crystal operating as an
Inductor (parallel resonance area). The output is also fed back to the input
which is "in-phase" with the input providing the necessary positive feedback.
Dept. of Telecomm. Eng.
Faculty of EEE
40
CSD2012
DHT, HCMUT
41
CSD2012
DHT, HCMUT
Phase detectors: If the two input frequencies are exactly the same, the
phase detector output is the phase difference between the two inputs.
This loop error signal is filtered and used to control the VCO frequency.
The two input signals can be represented by sine waves:
42
CSD2012
DHT, HCMUT
43
CSD2012
DHT, HCMUT
44
CSD2012
DHT, HCMUT
45
CSD2012
DHT, HCMUT
46
CSD2012
DHT, HCMUT
47
CSD2012
DHT, HCMUT
48
CSD2012
DHT, HCMUT
49
CSD2012
DHT, HCMUT
Ve
Ve
In the upper part of the above figure, the loop frequency is being gradually
increased. The loop does not respond to the signal until it reaches a frequency
f1, corresponding to the lower edge of the capture range. Then, the loop
suddenly locks on the input, causing a negative jump of the loop-error voltage.
Dept. of Telecomm. Eng.
Faculty of EEE
50
CSD2012
DHT, HCMUT
Ve
Ve
Next, Ve varies with frequency with a slope equal to the reciprocal of the
VCO voltage-to-frequency conversion gain, and goes through zero as f = fo.
The loop tracks the input until the input frequency reaches f2, corresponding
to the upper edge of the lock range. The PLL then loses lock, and the error
voltage drops to zero.
Dept. of Telecomm. Eng.
Faculty of EEE
51
CSD2012
DHT, HCMUT
52
CSD2012
DHT, HCMUT
53
CSD2012
DHT, HCMUT
54
CSD2012
DHT, HCMUT
55
CSD2012
DHT, HCMUT
56
CSD2012
DHT, HCMUT
57
CSD2012
DHT, HCMUT
58
CSD2012
DHT, HCMUT
59
CSD2012
DHT, HCMUT
60
CSD2012
DHT, HCMUT
61
CSD2012
DHT, HCMUT
fout
62
CSD2012
DHT, HCMUT
63
CSD2012
DHT, HCMUT
64
CSD2012
DHT, HCMUT
65
CSD2012
DHT, HCMUT