HOME

SYSTEMVERILOG

Search

UVM

SYSTEMC

ASIC

SLIDES

Tutorials
SystemVerilogTutorial
SystemCTutorial

AMBAAHBAXIInterviewQuestions

UVMTutorial
SystemVerilogQuiz

AHBInterviewQuestions

SystemCQuiz

InterviewQuestions

1.HowAHBispipelinedarchitecture?
2.Whatisthesizeofmaxdatacanbetransferredinsingletransfer?

SystemVerilogInterviewQuestions

3.Explain1kboundaryconceptinAHB?

UVMInterviewQuestions

4.Okayresponseissinglecycle?buterror/split/retryistwocycle,why?

SystemCInterviewQuestions

5.Explaintheconceptoftwocycleresponse?

ASICVerificationInterviewQuestions

6.Whatiftheslavegetstheaddressoutofrange?

SOCVerificationInterviewQuestions

7.Howtoconnectmultipleslavestosinglemaster?

AMBAAHBAXIInterviewQuestions

8.Explaintheroundrobinarbitrationconcept?

Contact/Reportanissue

9.Explainthesplitretryconcept?
10.WhatisthedifferencebetweenHREADYandHREADY_OUTsignals?
11.WhatistheslaveresponseforBUSYtransfer?
12.WhatisthedifferencebetweenWRAP4andINCR4?
13.HowtoterminatetheINCRtypetransfer?
14.WhatisdifferencebetweenBURSTandBeat?
15.Howtocalculatethesizeoftheburst?
16.IsHREADYisInputoroutputto/fromtheslave?
17.Whatisalignandunalignconcept?
18.Explainwrappingcalculation?
19.IsearlyburstterminationisdonebySlave/Arbiter?
20.ExplaintheLOCKEDtransfer?
21.WhatisdefaultMaster?
22.Whatislittleendianandbigendian?
23.HowslavewilldetectstheendofINCRtypebursttransfer?

AXIInterviewQuestions
1.HowAXIisdifferentfromAHB?
2.ExplaintheconceptofAXI4KBboundarycondition?
3.ExplainthevalidreadyhandshakeinAXI?
4.Explainthechannelconcept?
5.Explaintheoutoforderconcept?
6.Whatisfixedbursttype?
7.ExplaintheAXIresponsetypes?

Recommend this on Google

Copyright2016VerificationGuide.Allrightsreserved.

Yourvaluableinputsare
requiredtoimprovethequality.

FollowUs