Escolar Documentos
Profissional Documentos
Cultura Documentos
Meta
ROM LABORATY Informacin adaptada por Electrnica PIC
ROM Laboratory
Hay mucha informacin sobre las ROM, placas y EPROM de todo tipo para montar varios
juegos en un mismo cartucho y ms detalles.
NDICE:
Autores 547.
Nintendo NES
Readme-readme-Readme
All ROMs of this same type must peaceable and correctly will worked on
programmable cart this of oneself type (but not always). Programable carts
of type MMC1 and MMC3 must make in two versions: one working with
two sockets - one socket for PRG ROM and next socket for CHR ROM,
second version of cart with one socket for PRG ROM and built-in CHR RAM
(8KB). When make programable carts you must always (but not required)
choose carts with built-in memories for WRAM/PRG RAM/SRAM and built-
in battery for saves. UNROM and AOROM(ANROM) dev-carts make in one
type with socket for PRG ROM and built-in CHR RAM (8KB). CNROM
(NROM) dev-cart always have two sockets: one for PRG ROM and second
socket for CHR ROM and must have switch on cart for HORIZONTAL and
VERTICAL mirroring.
***
MODIFI PRG-ROM (EXAMPLE)
***
Open ROM with any HEX editor software and mark first 16bytes header
Now file have 524288 bytes, if ROM have ONLY 512KB PRG ROM and
doesent have CHR ROM, then this file is READY for write to EPROM/FLASH.
If not, you must SPLIT file into two parts (first 256KB and second 256KB)
Mark ROM file and select "SPLIT" option from "FILES" menu
Then set file size number (for this example set "128 kb" - this option make
two 131072 byte files)
Now rename xxxx.001 and xxxx.002 files into xxxx001.bin and xxxx002.bin
(this two files is READY for write to EPROM/FLASH)
Using WINDOWS (TOTAL) COMMANDER you can also prepare SNES ROM's.
How to split 4MB ROM: first remove header (you mus have 4194304 bytes
file), then set "1024 kb" in split file window for make four 1048576 byte
files (ready for write to four 27C801 EPROMS)
Select "Split" option and select ROM file and set size of split (if you want
write ROM into 512KB 27C040 EPROMS then set "Mbit 04" if you want use
27C801 EPROMS the set "Mbit 08"
Now you must once more select "Delete header" option and select first
xxxxx .1 file (this will delete headers from splittet files
Now you have Ready for write to EPROMS four 1048576 byte files
***
***
***
***
***
***
+-------+
GND |01 37| CLK 21.47727Mhz (NTSC)
PRG A11 |02 38| M2
PRG A10 |03 39| PRG A12
PRG A9 |04 40| PRG A13
PRG A8 |05 41| PRG A14
PRG A7 |06 42| PRG D7
PRG A6 |07 43| PRG D6
PRG A5 |08 44| PRG D5
PRG A4 |09 45| PRG D4
PRG A3 |10 46| PRG D3
PRG A2 |11 47| PRG D2
PRG A1 |12 48| PRG D1
PRG A0 |13 49| PRG D0
PRG R/W |14 50| PRG /CE (/A15 & /M2)
/IRQ |15 51| EXP 9
EXP 0 |16 52| EXP 8
EXP 1 |17 53| EXP 7
EXP 2 |18 54| EXP 6
EXP 3 |19 55| EXP 5
EXP 4 |20 56| CHR /WR
CHR /RD |21 57| CIRAM /CE
CIRAM A10 |22 58| CHR A13
CHR A6 |23 59| CHR A7
CHR A5 |24 60| CHR A8
CHR A4 |25 61| CHR A9
CHR A3 |26 62| CHR A11
CHR A2 |27 63| CHR A10
CHR A1 |28 64| CHR A12
CHR A0 |29 65| CHR /A13
CHR D0 |30 66| CHR D7
CHR D1 |31 67| CHR D6
CHR D2 |32 68| CHR D5
CHR D3 |33 69| CHR D4
SECURITY |34 70| SECURITY
SECURITY |35 71| SECURITY
+5V |36 72| GND
+-------+
By:
Kevin Horton
khorton@iquest.net
I have devised a few naming conventions to make describing how the NES
'ticks' easier. I'll try to use conventional names where applicable,
but I had to create some new ones. If possible, I use Nintendo's own
naming conventions; i.e. MMC, CHR ROM, etc.
PPU access: You have A0-A13, /A13, D0-D7, /WR and /RD. A13 is
usually
connected to /CE of the CIRAM to enable it for addresses 0000-1FFF.
Likewise, /A13 is usually used to enable the C-ROM or C-RAM on the
cart
(which is then mapped into 2000-3FFF).
Related to the PPU is the CIRAM. You have two lines of it to use as
you
see fit. There are many ways they can be put to use...
1) You can disable the CIRAM all together by pulling pin 57 high. You
can
then place 4K of RAM onto the bus with it's /CE tied to pin 58. This
will place that 4K of RAM at 0000-1FFF. Gauntlet is an example of a
cart
that does this. (The carts I've seen use a 6264 8K RAM with A12 tied
low so it's effectively 4K).
3) The MMCs can control the A10 line of the CIRAM to change either the
4) The LS161 mappers can change the state of the A10 line; however why
this would be desireable is anyone's guess. :-)
Cart Pinout:
------------
Top Bottom
----------------------------
+-------+
GND |01 37| CLK 21.47727Mhz (NTSC)
PRG A11 |02 38| M2
PRG A10 |03 39| PRG A12
PRG A9 |04 40| PRG A13
PRG A8 |05 41| PRG A14
PRG A7 |06 42| PRG D7
PRG A6 |07 43| PRG D6
PRG A5 |08 44| PRG D5
PRG A4 |09 45| PRG D4
PRG A3 |10 46| PRG D3
PRG A2 |11 47| PRG D2
PRG A1 |12 48| PRG D1
PRG A0 |13 49| PRG D0
PRG R/W |14 50| PRG /CE (/A15 & /M2)
/IRQ |15 51| EXP 9
EXP 0 |16 52| EXP 8
EXP 1 |17 53| EXP 7
EXP 2 |18 54| EXP 6
EXP 3 |19 55| EXP 5
EXP 4 |20 56| CHR /WR
CHR /RD |21 57| CIRAM /CE
CIRAM A10 |22 58| CHR A13
CHR A6 |23 59| CHR A7
CHR A5 |24 60| CHR A8
CHR A4 |25 61| CHR A9
CHR A3 |26 62| CHR A11
CHR A2 |27 63| CHR A10
CHR A1 |28 64| CHR A12
CHR A0 |29 65| CHR /A13
CHR D0 |30 66| CHR D7
CHR D1 |31 67| CHR D6
CHR D2 |32 68| CHR D5
CHR D3 |33 69| CHR D4
SECURITY |34 70| SECURITY
SECURITY |35 71| SECURITY
+5V |36 72| GND
+-------+
Cartridge Connector
+-------\
+5V |01 48| +5V
+-
GND - |O\
CLK - |OO\ - +5V
Strobe - |OO| - D3
D0 - |OO| - D4
+--+
D0, D3 and D4 connect to the data bus via a 74368 hex inverting
tristate
buffer. The strobe line of both pads connect to pin 39 of the CPU.
CLK is connected to the /OE line of it's respective 74368, which also
connects to either pin 36 or 35 of the CPU depending if it's player
#1 or #2 (respectively).
Each pad contains a 4021 8-bit shift register. To read the button
states, you first pull pin 39 high then low:
LDX #$01
STX $4016
DEX
STX $4016
You then read $4016 (or $4017 for player 2) to get the button status
Since the inputs to the tristate buffer are all pulled high via
resistors,
and that the buffer is inverting, you will see the lower 5 bits as 0
when
they are read. Since D4-D1 are usually not used (only the light gun
and
expansion connector connect to them) and D0 is the data input from the
joypad, the lower 5 bits will be either 00000b or 00001b depending on
if
a button is down (1) or up (0). So, that takes care of D0-D4. D5-D7
are
not connected to anything related to joypad reading, so they will pick
up
'garbage' off the data bus during a joypad read. But, they always
seem to
pick up 010xxxxxb (where xxxxx is from the joypads). If we examine
the
opcodes that the processor executes, it will be clear:
As you can see, the last byte that happens to hit the data bus *right*
before the read is $40 - the same value we see when we do a joypad
read!
This is because the capacitance of the data line 'stores' the value
that
was last on it in the stray capacitance of the drivers, circuit
traces,
cart connector, etc.
Because this takes more space and more cycles than a simple LDA $4016,
this method is of course never used. It can be used to detect if
you're
running on an emulator or not though. ;-) The 'correct' way to read
the
joypad is:
This will strip the invalid bits and avoid any chance for error. The
way I would read the pads is like so:
This piece of code first strobes the sticks to 'lock' the button
values
in, then it grabs the first button status and rotates it into the
carry
flag. The X register is then transferred to the Acc. so the button
value can be shifted into it. It's moved back to X, and the Y
register
is decremented once. The whole cycle repeats 8 times, whereby a
complete
byte is formed containing the status of all 8 buttons.
Chip pinouts
------------
.---\/---.
PRG A14 (r) - |01 24| - +5V
PRG A15 (r) - |02 23| - M2
PRG A16 (r) - |03 22| - PRG A13 (s)
PRG A17 (r) - |04 21| - PRG A14 (n)
PRG /CE (r) - |05 20| - PRG /CE (n)
WRAM CE (w) - |06 19| - PRG D7 (s)
CHR A12 (r) - |07 18| - PRG D0 (s)
CHR A13 (r) - |08 17| - PRG R/W
CHR A14 (r) - |09 16| - CIRAM A10 (n)
CHR A15 (r) - |10 15| - CHR A12 (n)
CHR A16 (r) or WRAM /CE (w) - |11 14| - CHR A11 (s)
GND - |12 13| - CHR A10 (s)
`--------'
MMC1
.----\/----.
| |
GND - |XX XX| - +5V
M2 - |01 40| - +5V
PRG A14 (n) - |02 39| - GND
PRG A13 (n) - |03 38| - CIRAM A10 (n)
PRG A15 (r) - |04 37| - CHR A15 (r)
PRG A14 (r) - |05 36| - CHR A12 (r)
PRG A12 (s) - |06 35| - CHR A14 (r)
PRG A13 (r) - |07 34| - CHR A12 (n)
PRG A16 (r) - |08 33| - CHR A13 (r)
PRG /CE (r) - |09 32| - CHR A16 (r)
PRG D4 (s) - |10 31| - CHR A8 (s)
PRG D3 (s) - |11 30| - CHR A5 (s)
PRG D0 (s) - |12 29| - CHR A9 (s)
PRG D1 (s) - |13 28| - CHR A4 (s)
PRG D2 (s) - |14 27| - CHR A11 (s)
PRG R/W (n) - |15 26| - CHR A3 (s)
PRG /CE (n) - |16 25| - CHR A7 (s)
CHR /RD (s) - |17 24| - CHR A2 (s)
CHR A0 (s) - |18 23| - CHR A10 (s)
CHR A6 (s) - |19 22| - CHR A1 (s)
GND - |20 21| - CHR /CE (s)
| |
`----------'
MMC2
(note: the pins marked with 'X's are optional; they are only used if
the MMC2 were to be 42 pins instead of 40.)
33 23
| |
.-------.
34-| |-22
| MMC3B |
44-| |-12
\-------'
| |
1 11
*1: PINS 1 & 2. Sometimes these are connected together. If they are
not,
pin 1 is left floating.
It seems that pins 1,2 & 16 are related; pins 1 & 2 are shorted as are
pins
15 and 16. Or else pisn 1 & 2 are left open as well as 15 & 16. I've
never
seen say, pins 1 & 2 shorted while pin 16 was open or vice-versa. I
suspect
they relate to extra RAM in the CHR section.
MMC4 Chip:
----------
80 51
| |
.----------------.
81-| |-50
| MMC5 |
100-| |-31
\----------------'
| |
1 30
#: This pins have not been confirmed, and their use has been
extrapolated
by the use of adjacent pins.
*1: PINS 1,2,3 & 100. These appear to be some form of data input.
They are
un-used on this particular board (Castlevania 3), and their exact
purpose is unknown; however pin #54 of the cart connects to this extra
circuitry. this pin only connects to the access port underneath the
NES unit, so I doubt if this was ever used in any cart.
*2: PINS 94 thru 98. These set the cart in either SL or CL mode. I
have no
clue what the diffrence between the two modes are; the cart I checked
(Castlevania 3) was set to CL mode.
To set to CL mode:
To set to SL mode:
48 33
| |
.---------.
49-| |-32
| |
| MMC6B |
| |
64-| |-17
\---------'
| |
1 16
LS161 bankswitching
-------------------
NES-CN-ROM-256-[02,05]
----------------------
.---\/---.
+5V - |01 16| - +5V
PRG /CE - |02 15| - NC
PRG D0 - |03 14| - CHR A14 (r)
PRG D1 - |04 13| - CHR A13 (r)
PRG D4 - |05 12| - CHR A12 control
PRG D5 - |06 11| - CHR A11 control
GND - |07 10| - GND
GND - |08 09| - R/W
`--------'
'161
NES-AOROM-03
------------
Very similar to above; however cart does not bankswitch CHR area;
instead
just has an 8K RAM chip. P-ROM is 256K in both carts I have.
.---\/---.
+5V - |01 16| - +5V
PRG /CE - |02 15| - NC
PRG D0 - |03 14| - PRG A15
PRG D1 - |04 13| - PRG A16
PRG D2 - |05 12| - PRG A17
PRG D4 - |06 11| - CIRAM A10
GND - |07 10| - GND
GND - |08 09| - R/W
`--------'
'161
NES-BN-ROM-01
-------------
This uses both an LS161 and an LS32. The ROM is set up like on a non-
bankswitched cart except this time only A0-A13 go to the ROM's A0-A13.
A14 is used to control the LS32 and hence which bank the processor
'sees'.
When A14 is high, it forces all the bankswitch address lines high; so
the
processor sees the last bank no matter what. When A14 is low, the OR
gates
will pass whatever is on the other input (which happens to be
connected
to the outputs of the '161). There is an 8K RAM for the CHR area.
.---\/---.
+5V - |01 16| - +5V
PRG /CE - |02 15| - NC
PRG D0 - |03 14| - Pin 13 of '32
PRG D1 - |04 13| - Pin 2 of '32
PRG D2 - |05 12| - Pin 9 of '32
GND - |06 11| - NC
GND - |07 10| - GND
GND - |08 09| - R/W
`--------'
'161
.---\/---.
A14 - |01 14| - +5V
Pin 13 of '161 - |02 13| - Pin 14 of '161
ROM A15 - |03 12| - A14
'32
NES-ANROM-03
------------
This cart has an 8K RAM chip for the CHR area. It contains an LS161
for the selecting the current bank, and an LS02 to disable to PRG ROM
during any write to the bankswitch circuit. Marat was saying he
didn't
know why the programs would write to an address associated with a
bank;
i.e. To switch to bank #05:
LDA #$05
STA $FFF5
The reason is to avoid a bus conflict with the ROM; The ROM has the
value 0$5 stored in address $FFF5. This is required, because the ROM
is
*not* disabled during a data write to the ROM's area!!! However, the
LS02 added to this cart allieviates those problems. It disables the
ROM during any data write to the cart area.
.---\/---.
+5V - |01 16| - +5V
PRG /CE - |02 15| - NC
PRG D0 - |03 14| - PRG A15
PRG D1 - |04 13| - PRG A16
+5V - |05 12| - NC
PRG D4 - |06 11| - CIRAM A10
GND - |07 10| - GND
GND - |08 09| - R/W
`--------'
'161
.---\/---.
To pin 12 - |01 14| - +5V
R/W - |02 13| - To pins 8 & 9
R/W - |03 12| - To pin 1
NC - |04 11| - PRG /CE
GND - |05 10| - To /CE of ROM
GND - |06 09| - To pin 13
GND - |07 08| - To pin 13
`--------'
'02
Pins 39,38, and 37 correspond to STA $4016 bits D0,D1, and D2 resp.
Pin 36 goes low during an LDA $4016, and pin 35 goes low during an
LDA $4017.
.----\/----.
| |
Audio 1 - |01 40| - +5V
Audio 2 - |02 39| - Strobe on sticks
/RST - |03 38| - Exp. conn pin #44
A0 - |04 37| - Exp. conn pin #45
A1 - |05 36| - /OE for stick #1
A2 - |06 35| - /OE for stick #2
A3 - |07 34| - /NMI
A4 - |08 33| - R/W
A5 - |09 32| - /IRQ
A6 - |10 31| - M2
A7 - |11 30| - GND (Abort?)
A8 - |12 29| - 21.47727Mhz CLK
A9 - |13 28| - D0
A10 - |14 27| - D1
A11 - |15 26| - D2
A12 - |16 25| - D3
A13 - |17 24| - D4
A14 - |18 23| - D5
A15 - |19 22| - D6
GND - |20 21| - D7
| |
`----------'
CPU
.----\/----.
| |
/ VBL - |01 40| - +5V
| D0 - |02 39| - ALE
FROM / TO CPU | D1 - |03 38| - AD0
| D2 - |04 37| - AD1
Section | D3 - |05 36| - AD2
| D4 - |06 35| - AD3
| D5 - |07 34| - AD4
| D6 - |08 33| - AD5
| D7 - |09 32| - AD6
| A2 - |10 31| - AD7
| A1 - |11 30| - A8
| A0 - |12 29| - A9
This intresting little device plugs between an NES cart and the
NES unit itsself. It's fairly simple inside- consisting only of
a 48-pin chip simply marked 'Galoob' and a 24-pin ROM marked 'Genie
V1.5'
along with some passives.
.----\/----.
| |
CC PRG /CE - |01 48| - CHR /A13 on NES
Genie ROM /CE - |02 47| - CHR /A13 on CC
NES PRG /CE - |03 46| - CHR /RD
PRG R/W - |04 45| - CHR A2
PRG A0 - |05 44| - CHR A4
PRG A1 - |06 43| - CHR A5
PRG A2 - |07 42| - CHR A6
PRG A3 - |08 41| - CHR A7
PRG A4 - |09 40| - PRG D0
PRG A5 - |10 39| - PRG D1
PRG A6 - |11 38| - PRG D2
GND - |12 37| - PRG D3
PRG A7 - |13 36| - +5V
PRG A8 - |14 35| - PRG D4
PRG A9 - |15 34| - PRG D5
PRG A10 - |16 33| - PRG D6
PRG A11 - |17 32| - PRG D7
PRG A12 - |18 31| - CHR D7
PRG A13 - |19 30| - NC
PRG A14 - |20 29| - CHR D6
/RESET - |21 28| - CHR D5
NC - |22 27| - CHR D4
CHR D0 - |23 26| - CHR D3
CHR D1 - |24 25| - CHR D2
| |
`----------'
'Galoob'
Pins 31-35 and 37-40 are connected to the PRG Dx lines via 200 ohm
resistors. Their function is to prevent a bus conflict. There is
a 4K ROM ROM connected to the PRG address/data bus. It's /OE line is
tied to ground and it's /CE line is tied to pin 3 of the above chip.
All lines pass thru from board edge to cart socket except the
+---------+-------+-------+---------------------------------------+
| Type | P-ROM | C-ROM | Notes |
+---------+-------+-------+---------------------------------------+
| -none- | 32K | 8K | No bankswitching |
+---------+-------+-------+---------------------------------------+
| MMC1 | 256K | 128K | Without extra RAM |
+---------+-------+-------+---------------------------------------+
| MMC1 | 128K | 128K | With extra RAM |
+---------+-------+-------+---------------------------------------+
| MMC2 | 128K | 128K | |
+---------+-------+-------+---------------------------------------+
| MMC3 | 512K | 256K | |
+---------+-------+-------+---------------------------------------+
| MMC5 | 1024K | 1024K | |
+---------+-------+-------+---------------------------------------+
| MMC6 | 512K | 512K | Appears to be extention of the MMC3 |
+---------+-------+-------+---------------------------------------+
|CNROM-256| 32K | 32K | LS161 |
+---------+-------+-------+---------------------------------------+
| ANROM | 128K | 0K | LS161 & LS02 |
+---------+-------+-------+---------------------------------------+
| UNROM | 128K | 0K | Same as Konami #351320 - LS161 & LS32 |
+---------+-------+-------+---------------------------------------+
| BNROM | 128K | 0K | LS161 |
+---------+-------+-------+---------------------------------------+
| AOROM | 256K | 0K | LS161 |
+---------+-------+-------+---------------------------------------+
| ??? | 64K | 64K | Colour Dreams cart |
+---------+-------+-------+---------------------------------------+
| ??? | 64K | 64K |Same as above; with imp. lockout-defeat|
+---------+-------+-------+---------------------------------------+
| BC6 | 128K | 128K | Wisdom Tree / Colour Dreams |
+---------+-------+-------+---------------------------------------+
| 47516 | 64K | 64K | AGCI's copy of the C.D. cart |
+---------+-------+-------+---------------------------------------+
|Nina-001 | 64K | 64K |AVE/SEI cart (ex: Impossible Mission 2)|
+---------+-------+-------+---------------------------------------+
|Nina-003 | 32K | 32K | AVE cart (ex: Tiles of Fate) |
+---------+-------+-------+---------------------------------------+
Boards:
-------
*****************************************
* Non-bankswitched carts *
*****************************************
NES-NROM-[01,03,05]
-------------------
*****************************************
* LS161 bankswitching cart boards *
*****************************************
NES-CN-ROM-256-02
-----------------
NES-ANROM-03
------------
NES-BN-ROM-01
-------------
Has 128K of P-ROM which can be switched in 32K blocks. Also contains
8K of C-RAM.
NES-AOROM-03
------------
Has 256K of P-ROM which can be switched in 32K blocks. Also contains
8K of C-RAM.
*****************************************
* MMC1 containing boards *
*****************************************
NES-SNROM-[01,03,05,06]
-----------------------
NES-SEROM-04
------------
NES-SGROM-04
NES-SLROM-[04,05,06]
------------
NES-SL1ROM-02
-------------
NES-SKROM-[01,02]
-----------------
351908 (Konami)
---------------
*****************************************
* MMC2 containing boards *
*****************************************
NES-PNROM-05
------------
*****************************************
* MMC3 containing boards *
*****************************************
NES-TKROM-10
------------
NES-TR1ROM-01
-------------
NES-TLROM-[02,03]
NES-TSROM-[04,06,07]
--------------------
NES-TGROM-01
------------
352026 (Konami)
---------------
*****************************************
* MMC5 containing boards *
*****************************************
NES-ELROM-01
------------
NES-ETROM-01
------------
One word: Wow! two 8K RAM chips, battery backed, MMC5, ???K P-ROM
and
???K C-ROM. The board takes up *all* the space in the cart shell!
*****************************************
* MMC6 containing boards *
*****************************************
NES-HKROM-01
------------
Has 256K of C-ROM and up to 512K of P-ROM. There's some RAM internal
to the MMC6 chip itsself; and is battery-backed on this board. The
internal RAM appears to be 1K in size. From what I can tell, this
MMC acts in a similar way to the MMC3 in all other respects.
*****************************************
* Misc. boards by 3rd-parties *
*****************************************
[No part #, says '(c) 1990 Color Dreams Inc.' on the bottom side]
Made by Colour dreams; Uses a 74LS377 which has had the part #
scratched
off. :-) Good thing I have my handy-dandy chip ID'er. Also contains
32K of C-ROM and 32K of P-ROM.
[No part #, says '(c) 1991 Color Dreams, Inc.' on the bottom side]
Very similar to the above, except this time there's 64K of P-ROM and
64K of C-ROM.
Same as above two, except this time there's 128K of C-ROM and 128K of
P-ROM.
This appears to be made by the same co. as above. 32K of P-ROM, and
32K of C-ROM. Three TTL chips do the bankswitching.
A800XXX (Tengen)
----------------
BIC-62 (Camerica)
-----------------
These include carts by Colour Dreams, AGCI, Wisdom Tree, Bunch Games,
etc.
You can tell this board apart from it's characteristic 'L' shape.
47516 (AGCI)
------------
This is an exact copy of the Colour Dreams cart! There are three
transistors, and the LS377, however each part is labeled:
AGCI#1, AGCI#2, AGCI#3 (the three transistors) and AGCI#4 (the LS377
chip).
Pretty funny that they would copy the Colour Dreams cart exactly-
right
down to the exact part values! It does have one slight variation,
though.
You can set the mirroring to either H or V... it's 'factory set' to
Horizontal.
*****************************************
* American Video Entertainment *
*****************************************
Note: the same company that designed the AVE cart board also designed
the ones for SEI.
NINA-03
-------
You change banks by writing to anything with A14 and A8 high, and A15
and A13 low. This would be 6100-61FF, 6300-63FF ... 7F00-7FFF. Only
D0
and D1 are used. D0 and D1 determine which 8K bank to use for the C-
ROM.
NINA-001
--------
Uses six TTL chips- LS173 * 2, LS139, LS133, LS74, and LS00. There is
8K of WRAM, 64K of both P-ROM and C-ROM, and a faux-lockout chip
labelled
'NINA'.
*****************************************
* Cart list *
*****************************************
*Nintendo*
*AGCI*
*SEI / AVE*
-----------
MMC1B
MMC2
MMC3C
MMC5
MMC6
Camerica (two types so far)
LS377
LS161 (all iterations)
***
Parts needed:
1. Original Don Doko Don 2 ROM file (.NES file type)
2. Electronic tools like desoldering pump, soldering iron,
wires, etc.
3. Two empty programmable EPROM's or Flash chips in
DIP32-pin type - one 128KB and second 256KB
(128KB like 27C010,27C1001,29C010,28F010,29F020 and 256KB like
27C020,27C2001,29C020,28F020,29F020)
4. Eprom/Flash programmer
5. 74LS157 multiplexer (Option #1)
6. 23C3662 chip based pirate famicom or NES cartridge
(Option #1)
Let's Start:
Schematics - 23C3662 Option:
Downloads:
Archive contain two game patches - Super Mario 8 and original Don Doko
Don 2 without Mario characters for 23C3662 carts:
Archive contain one game patch - Super Mario 8 for Bakushou!! Jinsei
Gekijou 3 cart:
Preparing files:
For 23C3662 board:
If you download all required files and get original Don Doko Don NES ROM
then run IPSWin and select org DDD2 NES ROM as file to patch and IPS
patch which you want use and patch it.
If you select "sb8_mario.ips" you gain Super Mario 8 ROM game file, if
"sb8_doko.ips" then you gain
unchanged Don Doko Don 2 game ROM (both prepared and patched to work
with 23C3662 with 74LS157 cart board)
You almost have ready file for burn to EPROM's that must be exactly 393216
bytes at size.
Now file must be split, because contain both PRG and CHR data. Run Total
Commander, mark ROM file and select "Split file.." option.
Set manually "128 kb" in Byte Per File window and press OK. Now you get
four 128KB files. Detete .CRC because is useless.
First part is now ready for burn to EPROM as 128KB PRG ROM DATA
(exactly 131072 bytes). Reneme file to "PRG.BIN".
Two last files are CHR ROM and must be joined into one file. Rename .002 to
.001 and .003 to .002 and if all renamed
click mouse to .001 part - Total Commander automatically combine files into
one 256KB file.
Now you get ready for burn to EPROM 256KB CHR ROM file (262144
bytes). Reneme it to "CHR.BIN".
Burning files to EPROM/Flash memories:
Using Programmer software, load 128KB PRG.BIN file and programm it to
128KB EPROM / Flash chip using EPROM / Flash hardware programmer.
Second 256KB CHR.BIN file write to 256KB EPROM / Flash chip. That's all.
Making cartridge:
23C3662 option:
Preparing and making cart require basics electronic skills.
Remove / Desolder all chips from cart and check all pinouts, because many
23C3662 carts have slighty different pins connections,
and must be wired identically like connetions on scheme (cut different tracks
connections, and using wires connect all pins correctly)
If all maked corectly, run cart on famicom/nes console and play SMB8 or
DDD2.
23C3662 Test Cartridge:
***
***
***
VRC2/4 (m23/m25) chip pinout (Gimmick & Dynamite Batman VRC2 hacks)
AX5208C
Gimmick! VRC4 hack (1x LS161 & 2xLS157 add PRG A17 to VRC4)
I test some mapper 23 VRC2 roms on it, roms like Boku Dracula works without
errors
Pirate famicom cart with 42-pin PRG ROM (16bit chip/8bit mode)
More info
More info
***
***
First you need desolder/remove old 32pin CHR ROM Mask ROM chip
from cart
Then solder VRAM chip directly to holes on cart or solder 32pin socket
(see photos) then connect all wires like on picture
Inside VRAM chip to 32pin EPROM compatible socket and connect all
wires like on picture
***
--------------------------------------------->
---U---
PRG A15 - |01 28| - +5V
PRG A12 - |02 27| - PRG A14
PRG A7 - |03 26| - PRG A13
PRG A6 - |04 25| - PRG A8
PRG A5 - |05 24| - PRG A9
PRG A4 - |06 23| - PRG A11
PRG A3 - |07 22| - PRG A16
PRG A2 - |08 21| - PRG A10
PRG A1 - |09 20| - PRG /CE
PRG A0 - |10 19| - PRG D7
PRG D0 - |11 18| - PRG D6
PRG D1 - |12 17| - PRG D5
PRG D2 - |13 16| - PRG D4
GND - |14 15| - PRG D3
-------
---U---
CHR A17 - |01 32| - +5V
CHR /RD - |02 31| - CHR /A13
CHR A15 - |03 30| - +5V
CHR A12 - |04 29| - CHR A14
CHR A7 - |05 28| - CHR A13
CHR A6 - |06 27| - CHR A8
CHR A5 - |07 26| - CHR A9
CHR A4 - |08 25| - CHR A11
CHR A3 - |09 24| - CHR A16
CHR A2 - |10 23| - CHR A10
CHR A1 - |11 22| - GND
CHR A0 - |12 21| - CHR D7
CHR D0 - |13 20| - CHR D6
CHR D1 - |14 19| - CHR D5
CHR D2 - |15 18| - CHR D4
GND - |16 17| - CHR D3
-------
---U---
+5V - |01 28| - +5V
PRG A12 - |02 27| - WRAM /WE
PRG A7 - |03 26| - WRAM /CE
PRG A6 - |04 25| - PRG A8
PRG A5 - |05 24| - PRG A9
PRG A4 - |06 23| - PRG A11
PRG A3 - |07 22| - GND
PRG A2 - |08 21| - PRG A10
PRG A1 - |09 20| - WRAM /CE
PRG A0 - |10 19| - PRG D7
PRG D0 - |11 18| - PRG D6
PRG D1 - |12 17| - PRG D5
PRG D2 - |13 16| - PRG D4
GND - |14 15| - PRG D3
-------
18-X-2001
Siudym'2001 (siudym@pf.pl)
--------------------------------------------->
---U---
PRG A15 - |01 28| - +5V
PRG A12 - |02 27| - PRG A14
PRG A7 - |03 26| - PRG A13
PRG A6 - |04 25| - PRG A8
PRG A5 - |05 24| - PRG A9
PRG A4 - |06 23| - PRG A11
PRG A3 - |07 22| - PRG A16
PRG A2 - |08 21| - PRG A10
PRG A1 - |09 20| - PRG /CE
PRG A0 - |10 19| - PRG D7
PRG D0 - |11 18| - PRG D6
PRG D1 - |12 17| - PRG D5
PRG D2 - |13 16| - PRG D4
GND - |14 15| - PRG D3
-------
---U---
CHR A17 - |01 32| - +5V
CHR /RD - |02 31| - CHR /A13
CHR A15 - |03 30| - +5V
CHR A12 - |04 29| - CHR A14
CHR A7 - |05 28| - CHR A13
CHR A6 - |06 27| - CHR A8
CHR A5 - |07 26| - CHR A9
CHR A4 - |08 25| - CHR A11
CHR A3 - |09 24| - CHR A16
CHR A2 - |10 23| - CHR A10
CHR A1 - |11 22| - GND
CHR A0 - |12 21| - CHR D7
CHR D0 - |13 20| - CHR D6
CHR D1 - |14 19| - CHR D5
CHR D2 - |15 18| - CHR D4
GND - |16 17| - CHR D3
-------
---U---
+5V - |01 28| - +5V
PRG A12 - |02 27| - WRAM /WE
PRG A7 - |03 26| - WRAM /CE
PRG A6 - |04 25| - PRG A8
PRG A5 - |05 24| - PRG A9
PRG A4 - |06 23| - PRG A11
PRG A3 - |07 22| - GND
PRG A2 - |08 21| - PRG A10
PRG A1 - |09 20| - WRAM /CE
PRG A0 - |10 19| - PRG D7
PRG D0 - |11 18| - PRG D6
PRG D1 - |12 17| - PRG D5
PRG D2 - |13 16| - PRG D4
GND - |14 15| - PRG D3
-------
18-X-2001
Siudym'2001 (siudym@pf.pl)
Famicom pir.carts examples: One MMC3 cart and one UNROM cart
---+---
GND |05 | 36| GND
A11 |06 | 37| A12
A10 |07 | 38| A13
A9 |08 | 39| A14
A8 |09 | 40| NC or to MAD-1 Decoder pin #15
A7 |10 | 41| A15
A6 |11 | 42| A16
A5 |12 | 43| A17
A4 |13 | 44| A18
A3 |14 | 45| A19
A2 |15 | 46| A20
A1 |16 | 47| A21
A0 |17 | 48| A22
/IRQ |18 | 49| /OE
D0 |19 | 50| D4
D1 |20 | 51| D5
D2 |21 | 52| D6
D3 |22 | 53| D7
/CE |23 | 54| /WE
Pin 1 D413 |24 | 55| Pin 2 D413
Pin 7 D413 |25 | 56| Pin 6 D413
RAM /E |26 | 57| NC
VCC |27 | 58| VCC
---+---
Pin #23 -> ROM /CE and RAM /OE (connected together)
Pin #49 -> ROM /OE
Pin #54 -> RAM /WE
Pin #40 is NC when cart have 74LS139 or don't have any decoder,
otherwise is connect to MAD-1 pin #15
siudym@pf.pl
---+---
GND |05 | 36| GND
A11 |06 | 37| A12
A10 |07 | 38| A13
A9 |08 | 39| A14
A8 |09 | 40| A15
A7 |10 | 41| A16
A6 |11 | 42| A17
A5 |12 | 43| A18
A4 |13 | 44| A19
A3 |14 | 45| A20
A2 |15 | 46| A21
A1 |16 | 47| NC or to MAD-1 pin #12 (probably it
is A23)
A0 |17 | 48| A22
/IRQ |18 | 49| /OE
D0 |19 | 50| D4
D1 |20 | 51| D5
D2 |21 | 52| D6
D3 |22 | 53| D7
/CE |23 | 54| /WE
Pin 1 D413 |24 | 55| Pin 2 D413
Pin 7 D413 |25 | 56| Pin 6 D413
RAM /E |26 | 57| NC
VCC |27 | 58| VCC
---+---
Pin #23 -> ROM /CE and RAM /OE (connected together)
Pin #49 -> ROM /OE
Pin #54 -> RAM /WE
siudym@pf.pl
__ __
A7 |01\/24| +5V
A6 |02 23| A8
A5 |03 22| A9
A4 |04 21| /WE
A3 |05 20| /OE
A2 |06 19| A10
A1 |07 18| /CE
A0 |08 17| D7
D0 |09 16| D6
D1 |10 15| D5
D2 |11 14| D4
GND |12 13| D3
------
siudym@pf.pl
__ __
+5V |01\/28| +5V
A12 |02 27| /WE
A7 |03 26| RESET
A6 |04 25| A8
A5 |05 24| A9
A4 |06 23| A11
A3 |07 22| /OE
A2 |08 21| A10
A1 |09 20| /CE
A0 |10 19| D7
D0 |11 18| D6
D1 |12 17| D5
D2 |13 16| D4
GND |14 15| D3
------
siudym@pf.pl
I/O1-I/O8 = D0-D7
I/O1-I/O8 = D0-D7
I/O1-I/O8 = D0-D7
LoROM<-->HiROM SWITCH
ALL RAM PINS (except /CE's) connect to standard S-RAM pin socket. If
you connect 62256 memories, remember connect RAM pins A13 and A14
to cart address bus.
Reset IC MM1026/6129A/6162
Open ROM with any HEX editor software and mark first 16bytes header
Now file have 524288 bytes, if ROM have ONLY 512KB PRG ROM and
doesent have CHR ROM, then this file is READY for write to EPROM/FLASH.
If not, you must SPLIT file into two parts (first 256KB and second 256KB)
Mark ROM file and select "SPLIT" option from "FILES" menu
Then set file size number (for this example set "128 kb" - this option make
two 131072 byte files)
Now rename xxxx.001 and xxxx.002 files into xxxx001.bin and xxxx002.bin
(this two files is READY for write to EPROM/FLASH)
Using WINDOWS (TOTAL) COMMANDER you can also prepare SNES ROM's.
How to split 4MB ROM: first remove header (you mus have 4194304 bytes
file), then set "1024 kb" in split file window for make four 1048576 byte
files (ready for write to four 27C801 EPROMS)
Select "Split" option and select ROM file and set size of split (if you want
write ROM into 512KB 27C040 EPROMS then set "Mbit 04" if you want use
27C801 EPROMS the set "Mbit 08"
Now you must once more select "Delete header" option and select first
xxxxx .1 file (this will delete headers from splittet files
Now you have Ready for write to EPROMS four 1048576 byte files
How to easy remove ROM chip from cart board without desoldering
Desolder old Mask ROM and find traces and bubbles to modifi in bottom
side of cart (green or blue bubbles). If you don't know how to
desolder/remove old ROM - ENTER HERE. Wylutuj star ko ROM (Mask
ROM) i wyszukaj na spodzie kartridza scieki oraz niebieskie lub zielone
kka.
Cut this traces and scratch off bubbles (prepare bubbles to soldering wires).
SEE PHOTO. Uywajc czegoostrego np. cyrkla musisz przerwa/zdrapa
zaznaczone cieki oraz zdrapa te kka tak, aby mona byo do niego
przylutowa drucik. SEE PHOTO 1 SEE PHOTO 2
Connect this holes with bubbles using wires and solder it. Teraz trzeba
wszystko odpowiednio poczy uywaj krtkich kabelkw/drucikw i
przylutowa je (poczy je tak, aby otworki na EPROM byy zgodne z
pinami EPROM'u).
Cart is now modified for work with EPROM, now you can solder IC-Socket
or (directly) EPROM to this cart. Teraz mona przylutowa podstawk IC 32-
piny lub bezporednio przylutowa EPROM do karta (bez podstawki
wszytko zmieci si w plastikowej obudowie kartridza lecz niestety
uniemoliwi wymian EPROM'u - bezporednie wlutowanie jest dobrym
sposobem jeli chcesz umieci EPROM lub EPROM'y na stae w kartridzu).
29F040/29C040:
Solder all pins/legs in bottom side of cart to jutting pins/legs of top eproms, separate only all
/OE pins (to ls/hct139/138)
A - Plastic case
B - Plastic case with hole/holes
C - Three/six-eprom-cart inside plastic case
D - Label/title side of plastic case
You must make one or two holes (or one big hole) in
cart plastic case because it cannot be closed without
this holes. You must also bend up or cut jutting pins in
last EPROM/EPROMs
Three-EPROM-cart photos
THREE-EPROM-CART (3x 27C801 with HCT139)
photos
A - Plastic case
B - Plastic case with hole/holes
C - Three/six-eprom-cart inside plastic case
D - Label/title side of plastic case
You must make one or two holes (or one big hole) in
cart plastic case because it cannot be closed without
this holes. You must also bend up or cut jutting pins in
last EPROM/EPROMs
----------------------------------------------------------------------
-
01. Cartridge Connector LoROM:
---+---
GND |05 | 36| GND
A11 |06 | 37| A12
A10 |07 | 38| A13
A9 |08 | 39| A14
A8 |09 | 40| NC or to MAD-1 Decoder pin #15
A7 |10 | 41| A15
A6 |11 | 42| A16
A5 |12 | 43| A17
A4 |13 | 44| A18
A3 |14 | 45| A19
A2 |15 | 46| A20
A1 |16 | 47| A21
A0 |17 | 48| A22
/IRQ |18 | 49| /OE
D0 |19 | 50| D4
D1 |20 | 51| D5
D2 |21 | 52| D6
D3 |22 | 53| D7
Pin #23 -> ROM /CE and RAM /OE (connected together)
Pin #49 -> ROM /OE
Pin #54 -> RAM /WE
Pin #40 is NC when cart have 74LS139 or don't have any decoder,
otherwise is connect to MAD-1 pin #15
----------------------------------------------------------------------
-
02. Cartridge Connector HiROM:
---+---
GND |05 | 36| GND
A11 |06 | 37| A12
A10 |07 | 38| A13
A9 |08 | 39| A14
A8 |09 | 40| A15
A7 |10 | 41| A16
A6 |11 | 42| A17
A5 |12 | 43| A18
A4 |13 | 44| A19
A3 |14 | 45| A20
A2 |15 | 46| A21
A1 |16 | 47| A22
A0 |17 | 48| A23
/IRQ |18 | 49| /OE
D0 |19 | 50| D4
D1 |20 | 51| D5
D2 |21 | 52| D6
D3 |22 | 53| D7
/CE |23 | 54| /WE
Pin 1 D413 |24 | 55| Pin 2 D413
Pin 7 D413 |25 | 56| Pin 6 D413
RAM /E |26 | 57| NC
VCC |27 | 58| VCC
---+---
Pin #23 -> ROM /CE and RAM /OE (connected together)
Pin #49 -> ROM /OE
Pin #54 -> RAM /WE
----------------------------------------------------------------------
-
03. Mask ROM Pinout:
__ __
A20 | \/ | +5V
A21 |__ __| A22
A17 |01\/32| +5V
A18 |02 31| /OE
----------------------------------------------------------------------
-
04. SRAM (2KB) 6216 Pinout:
__ __
A7 |01\/24| +5V
A6 |02 23| A8
A5 |03 22| A9
A4 |04 21| /WE
A3 |05 20| /OE
A2 |06 19| A10
A1 |07 18| /CE
A0 |08 17| D7
D0 |09 16| D6
D1 |10 15| D5
D2 |11 14| D4
GND |12 13| D3
------
----------------------------------------------------------------------
-
05. SRAM (8KB) 6264 Pinout:
__ __
+5V |01\/28| +5V
A12 |02 27| /WE
A7 |03 26| RESET
A6 |04 25| A8
A5 |05 24| A9
A4 |06 23| A11
A3 |07 22| /OE
A2 |08 21| A10
A1 |09 20| /CE
A0 |10 19| D7
----------------------------------------------------------------------
-
06. Address Decoder MAD-1 (HiROM) Pinout (ILLUSION OF TIME)
__ __
NC |01\/16| NC
RAM /CE |02 15| A13
NC |03 14| A14
ROM /OE |04 13| A21
+5V |05 12| A22
+5V |06 11| SNES #49
+5V |07 10| +5V
GND |08 09| SNES #26 and RAM #26 (only in
6264)
------
If cart have only one ROM then pins #01 and #16 is NC
If cart have two ROM's then pin #04 is NC
In HiROM carts MAD-1 pin #10 is connected to +5V
----------------------------------------------------------------------
-
07. Address Decoder MAD-1 (LoROM) Pinout (NBA LIVE 95)
__ __
ROM2 /OE |01\/16| ROM1 /OE
RAM /CE |02 15| SNES #40
NC |03 14| A19
NC |04 13| A20
+5V |05 12| A21
+5V |06 11| SNES #49
+5V |07 10| GND
GND |08 09| SNES #26 and RAM #26 (only in
6264)
------
If cart have only one ROM the pins #01 and #16 is NC
If cart have two ROM's then pin #04 is NC
In LoROM carts MAD-1 pin #10 is connected to GND
----------------------------------------------------------------------
-
08. Address Decoder 74LS00 Pinout (SOCCER SHOOTOUT)
__ __
+5V |01\/14| +5V
SNES #49 |02 13| A20
NC |03 12| +5V
NC |04 11| NC
----------------------------------------------------------------------
-
09. Address Decoder 74LS00 Pinout (JUSTICE LEAGUE TASK FORCE)
__ __
+5V |01\/14| +5V
SNES #49 |02 13| A21
NC |03 12| NC
+5V |04 11| ROM2 /OE
A21 |05 10| NC
NC |06 09| NC
GND |07 08| ROM1 /OE
------
----------------------------------------------------------------------
-
10. Address Decoder 74LS00 Pinout (EARTHWORM JIM 2 - PIRATE)
__ __
SNES #49 |01\/14| +5V
SNES #49 |02 13| A21
NC |03 12| NC
A21 |04 11| ROM2 /OE
A21 |05 10| NC
NC |06 09| NC
GND |07 08| ROM1 /OE
------
----------------------------------------------------------------------
-
11. Address Decoder 74LS139 Pinout (SUPER MARIO WORLD)
__ __
SNES #49 |01\/16| +5V
----------------------------------------------------------------------
-
12. Address Decoder 74LS139 Pinout (MORTAL KOMBAT 2 - PIRATE 3MB
VERSION)
__ __
SNES #23 |01\/16| +5V
A21 |02 15| NC
GND |03 14| NC
ROM1 /OE or /CE |04 13| NC
ROM2 /OE or /CE |05 12| NC
NC |06 11| NC
NC |07 10| NC
GND |08 09| NC
------
----------------------------------------------------------------------
-
13. Address Decoder 74LS00 Spec.
__ __
1A |01\/14| +5V
1B |02 13| 4B
1Y |03 12| 4A
2A |04 11| 4Y
2B |05 10| 3B
2Y |06 09| 3A
GND |07 08| 3Y
------
----------------------------------------------------------------------
-
14. Address Decoder 74LS139 Spec. (two independent decoders in chip)
__ __
1E |01\/16| +5V
1A0 |02 15| 2E
1A1 |03 14| 2A0
1Y0 |04 13| 2A1
1Y1 |05 12| 2Y0
1Y2 |06 11| 2Y1
1Y3 |07 10| 2Y2
GND |08 09| 2Y3
----------------------------------------------------------------------
-
15. Address Decoder 74LS138 Spec. (one decoder in chip)
__ __
A0 |01\/16| +5V
A1 |02 15| Y0
A2 |03 14| Y1
/E1 |04 13| Y2
/E2 |05 12| Y3
E3 |06 11| Y4
Y7 |07 10| Y5
GND |08 09| Y6
------
----------------------------------------------------------------------
-
16. How to make EPROM cartridge for SNES? (general info)
- You must remove/desolder Mask ROM from cartridge and wired cart
for EPROMS pinouts (ROMS and EPROMS have different pin outputs).
- If you want use two EPROMS you must find cartridge with two ROMs
(example: for make EPROM-cart for max. 2MB LoROM with SaveRAM,
you can uses "NBA Live 95" cartridge, because this cart have two
ROMs, MAD-1 decoder and 64kbits SaveRAM - is VERY GOOD cart for
this,
"NBA Live 96 is 1,5MB in size, but cart have only one ROM!)
----------------------------------------------------------------------
-
17. How to connect more than 2 EPROMS to my SNES cart?
- If you want connect more than one or two EPROMS to your SNES cart
you must connect 74LS139 to MAD-1 Decoder, because MAD-1 can only
address one or two ROMS/EPROMS. If you connect the LS139 or LS138
to MAD-1 you can connect max. eight EPROMS 27c080 (8x 1MB = 8MB).
One problem with connect more than two EPROMS is the space on the
cart.
- Find HiROM or LoROM cart with S-RAM, MAD-1 and two ROMs
- Remove/desolder ROMS
- Wired cart for EPROM 27c080 pinout
- Program your 4MB ROM file to four EPROMS 27c080 (split to four 1MB
files)
- Solder first two EPROMS to cartridge and connect /OE pins to LS139
(first EPROM /OE to pin #04 of LS139, second EPROM /OE to pin #05 of
LS139)
- Plug next two EPROMS on first two EPROMS and bend up the /OE pins
of this last (top) two EPROMS and connect it (/OE) to LS139
(third EPROM /OE to pin #06 of LS139, last EPROM /OE to pin #07 of
LS139)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - -
-
74LS139 have two independent address decoders (2x one to four lines)
74LS138 have one address decoder (one to eight lines)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - -
-
----------------------------------------------------------------------
-
18. 27c040/27c4001/27c4000 EPROM Pinouts (512KB / 0,5MB)
---U---
+5V - |01 32| - +5V
A16 - |02 31| - A18
A15 - |03 30| - A17
A12 - |04 29| - A14
A7 - |05 28| - A13
A6 - |06 27| - A8
A5 - |07 26| - A9
A4 - |08 25| - A11
A3 - |09 24| - /OE
A2 - |10 23| - A10
A1 - |11 22| - /CE
A0 - |12 21| - D7
D0 - |13 20| - D6
D1 - |14 19| - D5
D2 - |15 18| - D4
GND - |16 17| - D3
-------
----------------------------------------------------------------------
-
19. 27c080/27c801/27c8001 EPROM Pinouts (1024KB / 1MB)
---U---
A19 - |01 32| - +5V
A16 - |02 31| - A18
A15 - |03 30| - A17
A12 - |04 29| - A14
A7 - |05 28| - A13
A6 - |06 27| - A8
A5 - |07 26| - A9
A4 - |08 25| - A11
A3 - |09 24| - /OE
A2 - |10 23| - A10
A1 - |11 22| - /CE
A0 - |12 21| - D7
D0 - |13 20| - D6
D1 - |14 19| - D5
D2 - |15 18| - D4
GND - |16 17| - D3
-------
----------------------------------------------------------------------
-
20.
------------------------------ - - - - - -
4. Using a wires connect bend pins with remaining SRAM socket holes
(/WE and +5V) and connect other pins (A12,A11 and RESET)
Photos presents little different modifi method than diagram (with worse
solution than i now discribe)
Connect 16-bit EPROM/FLASH memory to SNES 8bit bus (not tested jet!)
Connect EPROMS and SRAM to S-DD1 SFA2 cart (project! work with problems)
NHL 95
NHL 96
NHL 97
Secret of Evermore
FIFA 97
FIFA 98
NBA LIVE 96
NBA LIVE 97
NBA LIVE 98
Super Metroid
Super Punch-Out!!
i 0 5 OC Namco
? MBit PAL ROM and SRAM <Invalid> 1.42 No SlowROM SMC
International
BSTANT~3.SMC BSTy Nintendo ? MBit NTSC
<Unknown ROM Type> <Invalid> 1.2 Yes SlowROM SMC Japanese
BSTORA~1.FIG 5/31 Nintendo ? MBit <Unknown>
<Unknown ROM Type> <Invalid> 1.2 No SlowROM FIG <Unknown>
BSTORA~1.SMC Hudson Soft ? MBit NTSC ROM Only
No SRAM 1.255 Yes SlowROM MGD Japanese
BSTREA~1.SMC
!,!
JO0898~1.SMC JOE & MAC 2 Data East 8 MBit NTSC ROM Only
No SRAM 1.0 No FastROM MGD English
JO64AB~1.SMC JOE&MAC3 Elite 8 MBit PAL ROM Only
No SRAM 1.0 No FastROM FIG English
JOEAND~1.FIG JOE & MAC 2 Data East 8 MBit NTSC ROM Only
No SRAM 1.0 No FastROM FIG English
JOEAND~1.SMC JOE AND MAC Elite 8 MBit PAL ROM Only
No SRAM 1.0 No SlowROM SMC English
JOEAND~2.FIG JOE&MAC3 Elite 8 MBit PAL ROM Only
No SRAM 1.0 No FastROM FIG English
JOEAND~2.SMC JOE AND MAC Elite 8 MBit PAL ROM Only
No SRAM 1.0 No SlowROM GD3 English
JOEAND~3.SMC JOE AND MAC Data East 8 MBit NTSC ROM
Only No SRAM 1.0 No SlowROM MGD Japanese
JOEAND~4.SMC JOE AND MAC Data East 8 MBit NTSC ROM
Only No SRAM 1.0 No SlowROM SMC English
JOJONO~1.SMC SUPER FAMICOM JOJO Cobra Team 8 MBit NTSC
ROM and SRAM 64 KBit 1.0 No SlowROM MGD Japanese
JRRTOL~1.SMC THE LORD OF THE RINGS Interplay 8 MBit PAL ROM
Only No SRAM 1.0 No FastROM SMC English
JRRTOL~2.SMC THE LORD OF THE RINGS Interplay 8 MBit PAL ROM
Only No SRAM 1.0 No FastROM FIG International
JRRTOL~3.SMC THE LORD OF THE RINGS Interplay 8 MBit NTSC ROM
Only No SRAM 1.0 No FastROM SMC English
JU0BD3~1.SMC JUNGLE STRIKE Electronic Arts 16 MBit PAL ROM
Only No SRAM 1.0 No FastROM FIG English
JU1BD9~1.SMC JUNGLE STRIKE Electronic Arts 16 MBit NTSC ROM
Only No SRAM 1.0 No FastROM SMC Japanese
JU281C~1.SMC JURASSIC PARK Ocean 16 MBit PAL ROM Only
No SRAM 1.0 No FastROM SMC International
JU28E0~1.SMC JUNGLE WARS 2 Pony Canyon 16 MBit NTSC ROM
and SRAM 64 KBit 1.0 No SlowROM MGD Japanese
JU53EA~1.SMC JURASSIC PARK 2 Ocean 16 MBit PAL ROM Only
No SRAM 1.0 No FastROM SMC English
x{
__ __
ROM2 /OE |01\/16| ROM1 /OE
RAM /CE |02 15| SNES #40
NC |03 14| A19
NC |04 13| A20
+5V |05 12| A21
+5V |06 11| SNES #49
+5V |07 10| GND (only in LoROM)
GND |08 09| SNES #26 and RAM #26 (only in
6264)
------
siudym@pf.pl
__ __
NC |01\/16| NC
RAM /CE |02 15| A13
NC |03 14| A14
ROM /OE |04 13| A21
+5V |05 12| SNES #47
+5V |06 11| SNES #49
+5V |07 10| +5V (only in HiROM)
GND |08 09| SNES #26 and RAM #26 (only in
6264)
------
siudym@pf.pl
__ __
1E |01\/16| +5V
1A0 |02 15| 2E
1A1 |03 14| 2A0
1Y0 |04 13| 2A1
1Y1 |05 12| 2Y0
1Y2 |06 11| 2Y1
1Y3 |07 10| 2Y2
GND |08 09| 2Y3
------
siudym@pf.pl
__ __
A0 |01\/16| +5V
A1 |02 15| Y0
A2 |03 14| Y1
G2a |04 13| Y2
G2b |05 12| Y3
G1 |06 11| Y4
Y7 |07 10| Y5
GND |08 09| Y6
------
siudym@pf.pl
__ __
1A |01\/14| +5V
1B |02 13| 4B
1Y |03 12| 4A
2A |04 11| 4Y
2B |05 10| 3B
2Y |06 09| 3A
GND |07 08| 3Y
------
siudym@pf.pl
-----__-----
A21 -|01 44|- A20
A18 -|02 43|- A19
A17 -|03 42|- A8
A7 -|04 41|- A9
A6 -|05 40|- A10
A5 -|06 39|- A11
A4 -|07 38|- A12
A3 -|08 37|- A13
A2 -|09 36|- A14
A1 -|10 35|- A15
A0 -|11 34|- A16
/CE -|12 33|- GND
GND -|13 32|- GND
/OE -|14 31|- SPC7110 pin #73 (D15?)
D0 -|15 30|- D7
NC -|16 29|- NC
D1 -|17 28|- D6
NC -|18 27|- NC
D2 -|19 26|- D5
NC -|20 25|- NC
D3 -|21 24|- D4
NC -|22 23|- +5V
-------------
-----__-----
A17 -|01 32|- +5V
A18 -|02 31|- /OE
A15 -|03 30|- A19
A12 -|04 29|- A14
A7 -|05 28|- A13
A6 -|06 27|- A8
A5 -|07 26|- A9
A4 -|08 25|- A11
A3 -|09 24|- A16
A2 -|10 23|- A10
A1 -|11 22|- /CE
A0 -|12 21|- D7
D0 -|13 20|- D6
D1 -|14 19|- D5
D2 -|15 18|- D4
GND -|16 17|- D3
-------------
-----__-----
??? -|01 14|- ???
SPC7110 pin #77 -|02 13|- SPC7110 pin #78
??? -|03 12|- SPC7110 pin #79
??? -|04 11|- ???
??? -|05 10|- ???
??? -|06 09|- GND
??? -|07 08|- ???
-------------
-----__-----
-|01 08|-
-|02 07|-
-|03 06|-
-|04 05|-
-------------
80 - GND
79 - RTC pin #12
78 - RTC pin #13
77 - RTC pin #02
76 - ???
75 - ???
74 - +5V
73 - ROM #0 pin #31 (D15?)
72 - A0
71 - A1
70 - A2
69 - ???
68 - A3
67 - A4
66 - A5
65 - A6
64 - ???
63 - +5V
62 - A7
61 - A8
60 - A9
59 - A10
58 - ???
57 - A11
56 - A12
55 - A13
54 - A14
53 - A15
52 - ???
51 - +5V
50 - A16
30 - GND
29 - SNES connector pin #01 (through two resistors)
28 - SNES connector pin #01 (through two resistors)
27 - ???
26 - ???
25 - ???
24 - SNES cart connector pin #48
23 - SNES cart connector pin #47
22 - SNES cart connector pin #46
21 - SNES cart connector pin #45
20 - SNES cart connector pin #44
19 - SNES cart connector pin #43
18 - SNES cart connector pin #42
17 - SNES cart connector pin #41
16 - SNES cart connector pin #40
15 - SNES cart connector pin #39
14 - SNES cart connector pin #38
13 - SNES cart connector pin #37
12 - +5V
11 - ???
10 - SNES cart connector pin #17
09 - SNES cart connector pin #16
08 - SNES cart connector pin #15
07 - SNES cart connector pin #14
06 - SNES cart connector pin #13
05 - SNES cart connector pin #12
04 - SNES cart connector pin #11
03 - SNES cart connector pin #10
02 - ???
01 - SNES cart connector pin #09
fill in later
Genesis (PS4) cart PCB with SRAM and two ROMS (top)
You can use also FLASH memories like 2x 29C040/29F040 for make 1MB
programable cart.
In the bottom side of PCE main cart you see black bubble
All other pins connect directly from cart connector to EPROM/FLASH chip
socket.
Atari Jaguar
Atari Lynx
Pin #32 AUDIOIN - I/O pin but not analog, digital, for 1MBcards used
A12..A19 is connected to a 74HC164 to select block
A0...A10 is connected to a 4040 to select postion
A11 is missing(?)
CARD/ is strobed on reads
SWCON/ is strobed on writes
Autores
He recopilado esta informacin importante para el mundo de las consolas clsicas de 8 y 16
bits por si en el futuro se pierda la Web propietaria.
Dicha Web no se actualiza desde hace aos. As que esta obra seguir su curso por si en el
futuro, su autor lo actualice.
Electrnica PIC
http://electronica-pic.blogspot.com.es
Enlace de origen:
http://nintendoallstars.w.interia.pl/romlab/romlab.htm