Escolar Documentos
Profissional Documentos
Cultura Documentos
10, 2012
33
ELEKTRONIKA IR ELEKTROTECHNIKA, ISSN 1392-1215, VOL. 18, NO. 10, 2012
In order to eliminate the drawbacks mentioned above, Fig. current io is positive (its direction is shown in Fig. 2); b) Vm
2 shows the proposed circuit for the direct AC-AC is negative (it has the polarity between brakes) and the
converter. As compared to Fig. 1, another inductance is current io is positive; c: Vm is negative and io is negative; d:
added, which allows a new disposition of the switching Vm is positive and io is negative.
devices. Thus it is possible to control simultaneously the
switch pairs S1-S3 and S2-S4 and downtime is no longer III. THE EQUIVALENT CIRCUITS OF THE AC-AC CONVERTER
necessary, as shown in the waveforms in Fig. 3. The equivalent circuits correspond to the following
simplified hypotheses: the passive components are ideal, the
im L power devices are ideal switches, the voltage V and the load
S1 S3 current io are sinusoidal.
Fig. 4 presents the equivalent circuits and waveforms
+ (-) D1 L1 L2 D3
_
vm + (-)
v C_
corresponding to A and B states of the converter.
(+) (+) iL iL D4
1 (-) + 2
D2 v0
ZL S3
v''0 S1
S2 v'0 (+) _ S4 iL vL vL
1 2 iL
i0 1 2
D1 D3
vL vL + L1 + L2 D
Fig. 2. AC-AC buck converter with two inductances. 1 2
v D2 ZL v 4
_ 0
_
+ iL L1 + L2 iL i0
1 2 S4
_ v ZL v0 S2
_
D A B C i0
2 Vm /
vk v'0 / a) b)
v
2 I0 i 01 vk
vk-1 period k
period k-1
v0
v'0k v''0k
t v'0k-1 v''0k-1
Ts
(k-1)Ts t k kTs t
t k-1 tk
IL2k-1 I L2k
DTs (1-D)Ts I L2k-2
v''0 iL2
Tm
S1
S2 t t
S3 DTs DTs
t
S4 t Ts Ts
t
Fig. 3. Voltage and load current waveforms; the generation of the c)
switching devices conduction intervals. Fig. 4. The equivalent circuits and iL2 current corresponding to A and B
states: a) the equivalent circuits in the interval DTS b) the equivalent
In the positive alternations of the load current, in the time circuits in the interval (1-D)TS. c) the waveform of the current through the
intervals DTS, io will flow through S1, D1, L1, ZL, and in the inductance L2 corresponding to the A, B states.
intervals (1-D)TS, it will flow through S2, D2, L1, ZL. In the
negative alternations, in the time intervals DT S, io will flow The equations related to the circuits are calculated based
through ZL, L2, D3, S3, and in the time intervals (1-D)TS, it on the assumption that, in a switching period T S, the voltage
V is constant at the value
will flow through ZL, L2, D4 and S4.
The waveform of the current io in Fig. 3 corresponds to an
vk 2 V sin tk , (3)
inductive load
Ts
where tk k 1 Ts .
Z R 2 L 2 , 2
L L L
For the inductive load, the voltage Vo is chopped (Fig.
LL
tg , (2) 4c). In the intervals DTS and (1-D)TS, we consider that the
RL output voltages remain constant respectively at the values:
2
2 f m , vo vok' , vo vok'' . (4)
Tm
34
ELEKTRONIKA IR ELEKTROTECHNIKA, ISSN 1392-1215, VOL. 18, NO. 10, 2012
In the final part of the interval (1-D)TS (Fig. 6), we have vo RL io 2 DV sin t ,
D 2V (18)
D vL1'k 1 io sin t.
t 1 D Ts , iL 2 I L 2 k 1 . (9) RL
L2 f s
The converter will be only in states A and C. In the A
In the DTS interval within the switching period K,
state, (5) becomes
according to Fig. 4(a):
iL 2
D
L2 f s
vL1'k 1 vL1'k 0 . (12) The load current and the ratio of these currents in the
switching period K are
35
ELEKTRONIKA IR ELEKTROTECHNIKA, ISSN 1392-1215, VOL. 18, NO. 10, 2012
currents im and io for D=0.3 and Fig. 8 shows the same The circuits analysed are single-phase circuits, but a three-
waveforms for D=0.9. In the first case, the efficiency was phase converter can be easily obtained by joining three
=0.86 and in the second case, =0.78. single-phase converters. A terminal of the load impedance is
connected to the network null.
10
v0
5 i0 REFERENCES
0
[1] M. Lucanu, O. Ursaru, C. Aghion, Single Phase A.C. Choppers with
inductive load and improved efficiency, in Proc. of the International
-5 Symposium on Signal, Circuits and Systems (SCS2005), Iasi,
Romania, 2003, pp. 597600.
-10
40ms 50ms 60ms 70ms 80ms 90ms 100ms
[2] J. H. Kim, B. D. Min, B. H. Kwon, S. C. Won, A PWM buck-boost
Time AC chopper solving the commutation problem, IEEE Trans. on Ind.
Fig. 5. Waveforms of the vo voltage and io current for D=0.3. Electron., vol. 45, no. 5, pp. 832835, 1998. [Online]. Available:
http://dx.doi.org/10.1109/41.720341
35 [3] L. Garcia de Vicunia, M. Castilla, J. Miret, J. Mates, J. M. Guerrero,
20 v0 Sliding-mode control for a single-phase AC/AC quantum resonant
i0 converter, IEEE Trans. on Ind. Electron., vol 56, no. 9, pp. 3496
3504, 2009. [Online]. Available:
0
http://dx.doi.org/10.1109/TIE.2009.2026766
[4] J. D. Yang, L. Li, K. M. Yang, A novel buck-boost mode single
-20
stage three level AC/AC converter, in Proc. of the IEEE Indus.
-35 Electron. (IECON), 2008, pp. 596600.
40ms 50ms 60ms 70ms 80ms 90ms 100ms
Time [5] L. Li, Y. Yang, K. M. Zhong, Novel family of single-stage three
Fig. 6. Waveforms of the vo voltage and io current for D=0.9. level A.C. Choppers, IEEE Trans. on Power Electron., vol. 26, no.
2, pp. 504511, 2011. [Online]. Available:
40V http://dx.doi.org/10.1109/TPEL.2010.2061866
v0 [6] B. Thiago Soliero, A. Petry Clovis, et al., Direct AC-AC converters
using commercial power modules applied to voltage restorers, IEEE
0V
Trans. on Ind. Electron., vol. 58, no. 1, pp. 278288, 2011. [Online].
Available: http://dx.doi.org/10.1109/TIE.2010.2045320
-40V [7] R. Lai, F. Wang, R. Burgos, Y. Pei, D. Boroyevich, B. Wang, T. A.
2.0A
i0 Lipo, V. D. Immanuel, K. J. Karimi, A Systematic topology
im evaluation methodology for high-density three-phase PWM AC-AC
0A converters, IEEE Trans. on Power Electron., vol. 24, no. 7, pp.
16711681, 2009.
-2.0A
40ms 50ms 60ms 70ms 80ms 90ms 100ms
Time
Fig. 7. Waveforms of the vo voltage, im and io currents for D=0.3.
40V
v0
0V
-40V
5.0A i0
im
0A
-6.0A
40ms 50ms 60ms 70ms 80ms 90ms 100ms
Time
V. CONCLUSIONS
The paper presents two simple circuits of direct AC-AC
buck converter; the first contains resistive loads and a single
inductance (besides the input filter); the second is for
inductive loads and contains two inductances.
The switches can be controlled without downtime and
there is no need for snubber circuits. Circuit simulation
showed that they function correctly within a high range of
values of the duty factor D, and efficiency values obtained
are =0.89 for D=0.9 and =0.78 D=0.3 in the case of
resistive loads, and =0.89 for D=0.9 and =0.76 for D=0.3
in the case of inductive loads.
The power source voltage was evenly sampled, the control
circuits are very simple and the component voltage and
currents requirements are normal. The network filter, which
eliminates the input current harmonics, is also very simple.
36