MB90F546GS Datasheet

FUJITSU SEMICONDUCTOR
DATA SHEET DS07-13703-5E
16-bit Proprietary Microcontroller

CMOS
F2MC-16LX MB90540/G/545/G Series

MB90F543/F549/V540
MB90F543G(S)/F546G(S)/F548G(S)/F549G(S)/549G(S)/V540G
MB90543G(S)/547G(S)/548G(S)/F548GL(S)
DESCRIPTION
The MB90540/545 series with FULL-CAN*1 and FLASH ROM is specially designed for automotive and industrial
applications. Its main features are two on board CAN Interfaces (one for MB90V545 series) , which conform to
V2.0 Part A and Part B, supporting very flexible message buffer scheme and so offering more functions than a
normal full CAN approach. The instruction set by F2MC-16LX CPU core inherits an AT architecture of the F2MC*2
family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplica-
tion/division instructions, and enhanced bit manipulation instructions.The micro controller has a 32-bit accumulator
for processing long word data.The MB90540/545 series has peripheral resources of 8/10-bit A/D converters,
UART (SCI) , extended I/O serial interfaces, 8/16-bit timer, I/O timer (input capture (ICU) , output compare (OCU) ) .
*1 : Controller Area Network (CAN) -License of Robert Bosch GmbH.

*2 : F2MC stands for FUJITSU Flexible Microcontroller.
FEATURES
Clock
Embedded PLL clock multiplication circuit
Operating clock (PLL clock) can be selected from : divided-by-2 of oscillation or one to four times the oscillation
Minimum instruction execution time : 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock)
Subsystem Clock : 32 kHz
(Continued)
PACKAGES
100-pin Plastic QFP 100-pin Plastic LQFP
(FPT-100P-M06) (FPT-100P-M05)
(Continued)
MB90540/540G/545/545G Series
Instruction set to optimize controller applications

Rich data types (bit, byte, word, long word)
Rich addressing mode (23 types)
Enhanced signed multiplication/division instruction and RETI instruction functions
Enhanced precision calculation realized by the 32-bit accumulator
Instruction set designed for high level language (C language) and multi-task operations
Adoption of system stack pointer
Enhanced pointer indirect instructions
Barrel shift instructions
Program patch function (for two address pointers)
Enhanced execution speed : 4-byte Instruction queue
Enhanced interrupt function : 8 levels, 34 factors
Automatic data transmission function independent of CPU operation
Extended intelligent I/O service function (EI2OS)
Embedded ROM size and types
Mask ROM : 256 Kbytes / 64 Kbytes / 128 Kbytes
Flash ROM : 128 Kbytes/256 Kbytes
Embedded RAM size : 2 Kbytes/4 Kbytes/6 Kbytes/8 Kbytes (evaluation chip)
Flash ROM
Supports automatic programming, Embedded Algorithm TM*
Write/Erase/Erase-Suspend/Resume commands
A flag indicating completion of the algorithm
Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory
Erase can be performed on each block
Block protection with external programming voltage
Low-power consumption (stand-by) mode
Sleep mode (mode in which CPU operating clock is stopped)
Stop mode (mode in which oscillation is stopped)
CPU intermittent operation mode
Clock mode
Hardware stand-by mode
Process
0.5 m CMOS technology
I/O port
General-purpose I/O ports : 81 ports
Timer
Watchdog timer : 1 channel
8/16-bit PPG timer : 8/16-bit 4 channels
16-bit re-load timer : 2 channels
16-bit I/O timer
16-bit free-run timer : 1 channel
Input capture : 8 channels
Output compare : 4 channels
Extended I/O serial interface : 1 channel
UART 0
With full-duplex double buffer (8-bit length)
Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.
(Continued)
2
MB90540/540G/545/545G Series
(Continued)
UART 1
With full-duplex double buffer (8-bit length)
Clock asynchronized or clock synchronized serial (extended I/O serial) can be used.
External interrupt circuit (8 channels)
A module for starting an extended intelligent I/O service (EI2OS) and generating an external interrupt which
is triggered by an external input.
Delayed interrupt generation module
Generates an interrupt request for switching tasks.
8/10-bit A/D converter (8 channels)
8/10-bit resolution can be selectively used.
Starting by an external trigger input.
Conversion time : 26.3 s
FULL-CAN interfaces
MB90540 series : 2 channel
MB90545 series : 1 channel
Conforming to Version 2.0 Part A and Part B
Flexible message buffering (mailbox and FIFO buffering can be mixed)
External bus interface : Maximum address space 16 Mbytes
Package: QFP-100, LQFP-100
* : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.
3
MB90540/540G/545/545G Series
PRODUCT LINEUP
MB90F543/F549 MB90543G (S) *1
MB90F543G (S) /F548G (S) MB90547G (S) *1
Features MB90V540/V540G
MB90F549G (S) /F546G (S) MB90548G (S)
MB90F548GL(S) MB90549G (S)
CPU F2MC-16LX CPU
On-chip PLL clock multiplier (1, 2, 3, 4, 1/2 when PLL stop)
System clock
Minimum instruction exection time : 62.5 ns (4 MHz osc. PLL 4)
Flash memory
Mask ROM :
MB90F543/F543G(S)/
MB90547G(S): 64 K
F548G(S) / F548GL(S) :
ROM MB90543G(S)/548G(S): External
128 K
128 K
MB90F549/F549G(S)/
MB90549G(S): 256 K
F546G(S) : 256 K
MB90F548G(S)/F548GL(S):
MB90547G(S): 2 Kbytes
4 Kbytes
MB90548G(S): 4 Kbytes
RAM MB90F543/F549/F543G (S) / 8 Kbytes
MB90543G(S)/549G(S):
F549G(S) : 6 Kbytes
6 Kbytes
MB90F546G(S) : 8 Kbytes
MB90F543/F549/F543G/
MB90543G/547G/548G/
F548G/F549G/F546G/F548GL
549G : Two clocks system
: Two clocks system
Clocks MB90543GS/547GS/ Two clocks system*2
MB90F543GS/F548GS/
548GS/549GS
F549GS/F546GS/F548GLS
: One clock system
: One clock system
Operating voltage
*5
range
MB90F543/F549: 40 C to 85 C
Temperature range
Other than MB90F543/F549: 40 C to 105 C
Package QFP100, LQFP100 PGA-256
Emulator-specify
None
power supply*3
Full duplex double buffer
Support asynchronous/synchronous (with start/stop bit) transfer
UART0
Baud rate : 4808/5208/9615/10417/19230/38460/62500/500000 bps (asynchronous)
500 K/1 M/2 Mbps (synchronous) at System clock = 16 MHz
Full duplex double buffer
UART1 Asynchronous (start-stop synchronized) and CLK-synchronous communication
(SCI) Baud rate : 1202/2404/4808/9615/19230/31250/38460/62500 bps (asynchronous)
62.5 K/125 K/250 K/500 K/1 M/2 Mbps (synchronous) at 6, 8, 10, 12, 16 MHz
Transfer can be started from MSB or LSB
Supports internal clock synchronized transfer and external clock synchronized transfer
Serial I/O
Supports positive-edge and nagative-edge clock synchronization
Baud rate : 31.25 K/62.5 K/125 K/500 K/1 Mbps at System clock = 16 MHz
10-bit or 8-bit resolution
A/D Converter 8 input channels
Conversion time : 26.3 s (per one channel)
(Continued)
4
MB90540/540G/545/545G Series
(Continued)
MB90F543/F549 MB90543G (S) *1
MB90F543G (S) /F548G (S) MB90547G (S) *1 MB90V540
Features
MB90F549G (S) /F546G (S) MB90548G (S) MB90V540G
MB90F548GL(S) MB90549G (S)
Operation clock frequency : fsys/21, fsys/23, fsys/25 (fsys = System clock frequency)
16-bit Reload Timer
Supports External Event Count function
(2 channels)
Signals an interrupt when overflow
Supports Timer Clear when a match with Output Compare (Channel 0)
16-bit I/O Timer
Operation clock freq. : fsys/22, fsys/24, fsys/26, fsys/28 (fsys = System clock freq.)
Signals an interrupt when a match with 16-bit I/O Timer
16-bit Output Compare
Four 16-bit compare registers
(4 channels)
A pair of compare registers can be used to generate an output signal
Rising edge, falling edge or rising & falling edge sensitive
16-bit Input Capture
Four 16-bit Capture registers
(8 channels)
Signals an interrupt upon external event
Supports 8-bit and 16-bit operation modes
Eight 8-bit reload counters
Eight 8-bit reload registers for L pulse width
8/16-bit
Eight 8-bit reload registers for H pulse width
Programmable
A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit
Pulse Generator
prescaler plus 8-bit reload counter
(4 channels)
4 output pins
Operation clock freq. : fsys, fsys/21, fsys/22, fsys/23, fsys/24 or 128 s@fosc = 4 MHz
(fsys = System clock frequency, fosc = Oscillation clock frequency)
Conforms to CAN Specification Version 2.0 Part A and B
CAN Interface Automatic re-transmission in case of error
MB90540 series Automatic transmission responding to Remote Frame
: 2 channels Prioritized 16 massage buffers for data and IDs supports multipe massages
MB90545 series Flexible configuration of acceptance filtering :
: 1 channel Full bit compare/Full bit mask/Two partial bit masks
Supports up to 1 Mbps
32 kHz Sub-clock Sub-clock for low power operation
External Interrupt
Can be programmed edge sensitive or level sensitive
(8 channels)
External bus External access using the selectable 8-bit or 16-bit bus is enabled
interface (external bus mode.)
Virtually all external pins can be used as general purpose I/O
All push-pull outputs and schmitt trigger inputs
I/O Ports
Bit-wise programmable as input/output or peripheral signal
Sub-clock for 32 kHz Sub clock low power operation
Supports automatic programming, Embeded Algorithm TM*4
Write/Erase/Erase-Suspend/Erase-Resume commands
A flag indicating completion of the algorithm
Number of erase cycles : 10,000 times
Flash Memory
Data retention time : 10 years
Boot block configuration
Erase can be performed on each block
Block protection by externally programmed voltage
*1 : Under development
*2 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.
5
MB90540/540G/545/545G Series
*3 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.Please refer to the MB2145-507
hardware manual (2.7 Emulator-specific Power Pin) about details.
*4 : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.
*5 : OPERATING VOLTAGE RANGE
Products Operation guarantee range
MB90F543/F549/F543G(S)/F546G(S)/F548G(S)/
4.5 V to 5.5 V
MB90549G(S)/F549G(S)/V540/V540G
MB90F548GL(S)/543G(S)*1/547G(S)*1/548G(S) 3.5 V to 5.5 V
6
MB90540/540G/545/545G Series
PIN ASSIGNMENT
(TOP VIEW)
P17/AD15
P16/AD14
P15/AD13
P14/AD12
P13/AD11
P12/AD10
P11/AD09
P10/AD08
P07/AD07
P06/AD06
P05/AD05
P04/AD04
P03/AD03
P02/AD02
P01/AD01
P00/AD00
VCC
VSS
X1
X0
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
P20/A16 1 80 X0A
P21/A17 2 79 X1A
P22/A18 3 78 PA0
P23/A19 4 77 RST
P24/A20 5 76 P97/RX1
P25/A21 6 75 P96/TX1
P26/A22 7 74 P95/RX0
P27/A23 8 73 P94/TX0
P30/ALE 9 72 P93/INT3
P31/RD 10 71 P92/INT2
VSS 11 70 P91/INT1
P32/WRL/WR 12 69 P90/INT0
P33/WRH 13 68 P87/TOT1
P34/HRQ 14 67 P86/TIN1
P35/HAK 15 66 P85/OUT1
P36/RDY 16 65 P84/OUT0
P37/CLK 17 64 P83/PPG3
P40/SOT0 18 63 P82/PPG2
P41/SCK0 19 62 P81/PPG1
P42/SIN0 20 61 P80/PPG0
P43/SIN1 21 60 P77/OUT3/IN7
P44/SCK1 22 59 P76/OUT2/IN6
VCC 23 58 P75/IN5
P45/SOT1 24 57 P74/IN4
P46/SOT2 25 56 P73/IN3
P47/SCK2 26 55 P72/IN2
C 27 54 P71/IN1
P50/SIN2 28 53 P70/IN0
P51/INT4 29 52 HST
P52/INT5 30 51 MD2
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
P53/INT6
P54/INT7
P55/ADTG
AVCC
AVRH
AVRL
AVSS
P60/AN0
P61/AN1
P62/AN2
P63/AN3
VSS
P64/AN4
P65/AN5
P66/AN6
P67/AN7
P56/TIN0
P57/TOT0
MD0
MD1
(FPT-100P-M06)
7
MB90540/540G/545/545G Series
(TOP VIEW)
98 P17/AD15
97 P16/AD14
96 P15/AD13
95 P14/AD12
94 P13/AD11
93 P12/AD10
92 P11/AD09
91 P10/AD08
90 P07/AD07
89 P06/AD06
88 P05/AD05
87 P04/AD04
86 P03/AD03
85 P02/AD02
84 P01/AD01
83 P00/AD00
100 P21/A17
99 P20/A16
78 X0A
77 X1A
76 PA0
82 VCC
79 VSS
81 X1
80 X0
P22/A18 1 75 RST
P23/A19 2 74 P97/RX1
P24/A20 3 73 P96/TX1
P25/A21 4 72 P95/RX0
P26/A22 5 71 P94/TX0
P27/A23 6 70 P93/INT3
P30/ALE 7 69 P92/INT2
P31/RD 8 68 P91/INT1
VSS 9 67 P90/INT0
P32/WRL/WR 10 66 P87/TOT1
P33/WRH 11 65 P86/TIN1
P34/HRQ 12 64 P85/OUT1
P35/HAK 13 63 P84/OUT0
P36/RDY 14 62 P83/PPG3
P37/CLK 15 61 P82/PPG2
P40/SOT0 16 60 P81/PPG1
P41/SCK0 17 59 P80/PPG0
P42/SIN0 18 58 P77/OUT3/IN7
P43/SIN1 19 57 P76/OUT2/IN6
P44/SCK1 20 56 P75/IN5
VCC 21 55 P74/IN4
P45/SOT1 22 54 P73/IN3
P46/SOT2 23 53 P72/IN2
P47/SCK2 24 52 P71/IN1
C 25 51 P70/IN0
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
P50/SIN2
P51/INT4
P52/INT5
P53/INT6
P54/INT7
P55/ADTG
AVCC
AVRH
AVRL
AVSS
P60/AN0
P61/AN1
P62/AN2
P63/AN3
VSS
P64/AN4
P65/AN5
P66/AN6
P67/AN7
P56/TIN0
P57/TOT0
MD0
MD1
MD2
HST
(FPT-100P-M05)
8
MB90540/540G/545/545G Series
PIN DESCRIPTION
Pin No.
Pin name Circuit type Function
LQFP*2 QFP*1
80 82 X0 A
High speed crystal oscillator input pins
81 83 X1 (Oscillation)
Low speed crystal oscillator input pins. For the one clock sys-
78 80 X0A
A tem parts, perfom external pull-down processing.
(Oscillation) Low speed crystal oscillator input pins. For the one clock sys-
77 79 X1A
tem parts, leave it open.
75 77 RST B External reset request input pin
50 52 HST C Hardware standby input pin
General I/O port with programmable pullup. This function is
P00 to P07
enabled in the single-chip mode.
83 to 90 85 to 92 I
I/O pins for 8 lower bits of the external address/data bus. This
AD00 to AD07
function is enabled when the external bus is enabled.
P10 to P17
91 to 98 93 to 100 I
I/O pins for 8 higher bits of the external address/data bus. This
AD08 to AD15
function is enabled when the external bus is enabled.
General I/O port with programmable pullup. In external bus
P20 to P27 mode, this function is valid when the corresponding bits in the
external address output control resister (HACR) are set to 1.
99 to 6 1 to 8 I 8-bit I/O pins for A16 to A23 at the external address/data bus.
In external bus mode, this function is valid when the corre-
A16 to A23
sponding bits in the external address output control resister
(HACR) are set to 0.
P30
7 9 I
Address latch enable output pin. This function is enabled
ALE
when the external bus is enabled.
P31
8 10 I
Read strobe output pin for the data bus. This function is en-
RD
abled when the external bus is enabled.
P32 enabled in the single-chip mode or when the WR/WRL pin out-
put is disabled.
10 12 WRL I Write strobe output pin for the data bus. This function is en-
abled when both the external bus and the WR/WRL pin output
are enabled. WRL is write-strobe output pin for the lower 8 bits
WR of the data bus in 16-bit access. WR is write-strobe output pin
for the 8 bits of the data bus in 8-bit access.
(Continued)
9
MB90540/540G/545/545G Series
Pin No. Circuit

Pin name Function
LQFP*2 QFP*1 type

P33 enabled in the single-chip mode, external bus 8-bit mode or
when WRH pin output is disabled.
11 13 I Write strobe output pin for the 8 higher bits of the data bus.
This function is enabled when the external bus is enabled,
WRH
when the external bus 16-bit mode is selected, and when the
WRH output pin is enabled.
P34 enabled in the single-chip mode or when the hold function is
12 14 I disabled.
Hold request input pin. This function is enabled when both the
HRQ
external bus and the hold functions are enabled.
P35 enabled in the single-chip mode or when the hold function is
13 15 I disabled.
Hold acknowledge output pin. This function is enabled when
HAK
both the external bus and the hold functions are enabled.
P36 enabled in the single-chip mode or when the external ready
14 16 I function is disabled.
Ready input pin. This function is enabled when both the
RDY
external bus and the external ready functions are enabled.
P37 enabled in the single-chip mode or when the CLK output is dis-
15 17 H abled.
CLK output pin. This function is enabled when both the
CLK
external bus and CLK outputs are enabled.
General I/O port. This function is enabled when UART0
P40
disables the serial data output.
16 18 G
Serial data output pin for UART0. This function is enabled
SOT0
when UART0 enables the serial data output.
P41
disables serial clock output.
17 19 G
Serial clock I/O pin for UART0. This function is enabled when
SCK0
UART0 enables the serial clock output.
P42 General I/O port. This function is always enabled.
18 20 G Serial data input pin for UART0. Set the corresponding Port
SIN0
Direction Register to input if this function is used.
19 21 G Serial data input pin for UART1. Set the corresponding Port
SIN1
Direction Register to input if this function is used.
(Continued)
10
MB90540/540G/545/545G Series
Pin No. Circuit

Pin name Function
LQFP*2 QFP*1 type

P44
disables the clock output.
20 22 G
Serial clock pulse I/O pin for UART1. This function is
SCK1
enabled when UART1 enables the serial clock output.
P45
disables the serial data output.
22 24 G
Serial data output pin for UART1. This function is enabled when
SOT1
UART1 enables the serial data output.
General I/O port. This function is enabled when the Extended
P46
I/O serial interface disables the serial data output.
23 25 G Serial data output pin for the Extended I/O serial interface. This
SOT2 function is enabled when the Extended I/O serial interface en-
ables the serial data output.
General I/O port. This function is enabled when the Extended
P47
I/O serial interface disables the clock output.
24 26 G Serial clock pulse I/O pin for the Extended I/O serial interface .
SCK2 This function is enabled when the Extended I/O serial interface
enables the Serial clock output.
26 28 D Serial data input pin for the Extended I/O serial interface . Set
SIN2 the corresponding Port Direction Register to input if this func-
tion is used.
P51 to P54 General I/O port. This function is always enabled.
27 to 30 29 to 32 D External interrupt request input pins for INT4 to INT7. Set the
INT4 to INT7 corresponding Port Direction Register to input if this function is
used.
31 33 D Trigger input pin for the A/D converter. Set the corresponding
ADTG
Port Direction Register to input if this function is used.
General I/O port. This function is enabled when the analog
P60 to P63
input enable register specifies a port.
36 to 39 38 to 41 E
Analog input pins for the 8/10-bit A/D converter. This function is
AN0 to AN3
enabled when the analog input enable register specifies A/D.
General I/O port. The function is enabled when the analog
P64 to P67
input enable register specifies a port.
41 to 44 43 to 46 E
Analog input pins for the 8/10-bit A/D converter. This function is
AN4 to AN7
enabled when the analog input enable register specifies A/D.
45 47 D Event input pin for the 16-bit reload timers 0. Set the
TIN0 corresponding Port Direction Register to input if this function is
used.
(Continued)
11
MB90540/540G/545/545G Series
Pin No. Circuit

Pin name Function
LQFP*2 QFP*1 type
General I/O port. This function is enabled when the 16-bit

P57
reload timers 0 disables the output.
46 48 D
Output pin for the 16-bit reload timers 0. This function is
TOT0
enabled when the 16-bit reload timers 0 enables the output.
P70 to P75 General I/O ports. This function is always enabled.
51 to 56 53 to 58 D Trigger input pins for input captures ICU0 to ICU5. Set the cor-
IN0 to IN5 responding Port Direction Register to input if this
function is used.
General I/O ports. This function is enabled when the OCU
P76 , P77
disables the waveform output.
Event output pins for output compares OCU2 and OCU3. This
OUT2 , OUT3 function is enabled when the OCU enables the waveform out-
57 , 58 59 , 60 D
put.
Trigger input pins for input captures ICU6 and ICU7. Set the
IN6 , IN7 corresponding Port Direction Register to input and disable the
OCU waveform output if this function is used.
General I/O ports. This function is enabled when 8/16-bit PPG
P80 to P83
59 , 62 61 to 64 D
PPG0 to Output pins for 8/16-bit PPGs. This function is enabled when
PPG3 8/16-bit PPG enables the waveform output.
General I/O ports. This function is enabled when the OCU
P84 , P85
63 , 64 65 , 66 D Waveform output pins for output compares OCU0 and OCU1.
OUT0 , OUT1 This function is enabled when the OCU enables the waveform
output.
65 67 D Input pin for the 16-bit reload timers 1. Set the

TIN1 corresponding Port Direction Register to input if this function is
used.
General I/O port. This function is enabled when the 16-bit
P87
reload timers 0 disables the output.
66 68 D
Output pin for the 16-bit reload timers 1.This function is
TOT1
enabled when the 16-bit reload timers 1 enables the output.
P90 to P93 General I/O port. This function is always enabled.
67 to 70 69 to 72 D External interrupt request input pins for INT0 to INT3. Set the
INT0 to INT3 corresponding Port Direction Register to input if this function is
used.
General I/O port. This function is enabled when CAN0 disables
P94
the output.
71 73 D
TX output pin for CAN0. This function is enabled when CAN0
TX0
enables the output.
(Continued)
12
MB90540/540G/545/545G Series
(Continued)
Pin No. Circuit
Pin name Function
LQFP*2 QFP*1 type

72 74 D RX input pin for CAN0 Interface. When the CAN function is
RX0
used, output from the other functions must be stopped.
General I/O port. This function is enabled when CAN1 disables
P96
the output.
73 75 D
TX output pin for CAN1. This function is enabled when CAN1
TX1
enables the output (only MB90540 series) .
74 76 D RX input pin for CAN1 Interface. When the CAN function is

RX1 used, output from the other functions must be stopped (only
MB90540 series) .
76 78 PA0 D General I/O port. This function is always enabled.
Power supply pin for the A/D Converter. This power supply
Power
32 34 AVCC must be turned on or off while a voltage higher than or equal to
supply
AVCC is applied to VCC.
Power
35 37 AVSS Power supply pin for the A/D Converter.
supply
External reference voltage input pin for the A/D Converter.
Power
33 35 AVRH This power supply must be turned on or off while a voltage
supply
higher than or equal to AVRH is applied to AVCC.
Power
34 36 AVRL External reference voltage input pin for the A/D Converter.
supply
47 49 MD0 Input pins for specifying the operating mode. The pins must be
C
48 50 MD1 directly connected to VCC or VSS.
Input pin for specifying the operating mode. The pin must be
49 51 MD2 F
directly connected to VCC or VSS.
Power supply stabilization capacitor pin. It should be connect-
25 27 C
ed externally to an 0.1 F ceramic capacitor.
Power
21, 82 23, 84 VCC Input pin for power supply (5.0 V) .
supply
11, 42, Power
9, 40, 79 VSS Input pin for power supply (0.0 V) .
81 supply
*1 : FPT-100P-M06
*2 : FPT-100P-M05
13
MB90540/540G/545/545G Series
I/O CIRCUIT TYPE

Circuit type Diagram Remarks
High-speed oscillation feedback resistor
X1, X1A : 1 M approx.
Low-speed oscillation feedback resistor
: 10 M approx.
X0, X0A
A
Standby control signal
Hysteresis input
Pull-up resistor : 50 k approx.
R (Pull-up)
B
R
HYS input
Hysteresis input
R HYS input
C
CMOS level output

VCC CMOS Hysteresis input
P-ch
D
N-ch
R HYS input
(Continued)
14
MB90540/540G/545/545G Series

CMOS level output
CMOS Hysteresis input
VCC
Analog input
P-ch
N-ch
P-ch
Analog input
N-ch
R HYS input
Hysteresis input
Pull-down Resistor : 50 k approx.
R HYS input (except FLASH devices)
F R (Pull-down)
CMOS level output

TTL level input (FLASH devices in
VCC FLASH writer mode only)
P-ch
N-ch
G
R HYS input
R TTL level input

T
(Continued)
15
MB90540/540G/545/545G Series
(Continued)
CMOS level output
Programmable pull-up resistor :
VCC CNTL 50 k approx.
VCC
P-ch P-ch
H
N-ch
R HYS input
CMOS level output

TTL level input (FLASH devices in
VCC CNTL
FLASH writer mode only)
VCC Programmable pullup resistor :
P-ch P-ch 50 k approx.
I N-ch
R HYS input
R TTL level input

T
16
MB90540/540G/545/545G Series
HANDLING DEVICES
(1) Preventing latch-up
CMOS IC chips may suffer latch-up under the following conditions :
A voltage higher than VCC or lower than VSS is applied to an input or output pin.
A voltage higher than the rated voltage is applied between VCC and VSS.
The AVcc power supply is applied before the VCC voltage.
Latch-up may increase the power supply current drastically, causing thermal damage to the device.
For the same reason, care must also be taken in not allowing the analog power-supply voltage (AVCC, AVRH) to
exceed the digital power-supply voltage.
(2) Handling unused pins
Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the
device. Therefor they must be pulled up or pulled down through resistors. In this case those resistors should be
more than 2 k.
Unused bi-directional pins should be set to the output state and can be left open, or the input state with the
above described connection.
(3) Using external clock
To use external clock, drive X0 pin only and leave X1 pin unconnected.
Below is a diagram of how to use external clock.
MB90540/545 Series
X0
Open X1
(4) Use of the sub-clock

Use one clock system parts when the sub-clock is not used. In that case, pull-down the pin X0A and leave the
pin X1A open. When using two clock system parts, a 32 kHz oscillator has to be connected to the X0A and X1A
pins.
(5) Power supply pins (VCC/VSS)
In products with multiple VCC or VSS pins, the pins of a same potential are internally connected in the device to
avoid abnormal operations including latch-up. However you must connect the pins to an external power and a
ground line to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused
by the rise in the ground level, and to conform to the total current rating.
Make sure to connect VCC and VSS pins via the lowest impedance to power lines.
It is recommended to provide a bypass capacitor of around 0.1 F between VCC and VSS pins near the device.
VCC
VSS
VCC VSS
VSS
VCC MB90540/545 VCC

Series
VSS
VSS VCC
17
MB90540/540G/545/545G Series
(6) Pull-up/down resistors

The MB90540/545 Series does not support internal pull-up/down resistors (except Port0 Port3 : pull-up resis-
tors) . Use external components where needed.
(7) Crystal Oscillator Circuit
Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass
capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines,
and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.
It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground
area for stabilizing the operation.
(8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
Make sure to turn on the A/D converter power supply (AVCC, AVRH, AVRL) and analog inputs (AN0 to AN7) after
turning-on the digital power supply (VCC) .
Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure
that the voltage does not exceed AVRH or AVCC (turning on/off the analog and digital power supplies simulta-
neously is acceptable) .
(9) Connection of Unused Pins of A/D Converter
Connect unused pins of A/D converter to AVCC = VCC, AVSS = AVRH = VSS.
(10) N.C. Pin
The N.C. (internally connected) pin must be opened for use.
(11) Notes on Energization
To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at
50 s or more (0.2 V to 2.7 V) .
18
MB90540/540G/545/545G Series
(12) Indeterminate outputs from ports 0 and 1 (MB90F543/F549/V540/V540G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the
outputs from ports 0 and 1 become following state.
If RST pin is H, the outputs become indeterminate.
If RST pin is L, the outputs become high-impedance.
Pay attention to the port output timing shown as follow.
RST pin is H
Oscillation setting time*2
Power-on reset*1
VCC (Power-supply pin)
PONR (power-on reset) signal
RST (external asynchronous reset) signal
RST (internal reset) signal
Oscillation clock signal
KA (internal operation clock A) signal
KB (internal operation clock B) signal
PORT (port output) signal Period of indeterminated
*1 : Power-on reset time : Period of clock frequency 217 (Clock frequency of 16 MHz : 8.19 ms)
*2 : Oscillation setting time : Period of clock frequency 218 (Clock frequency of 16 MHz : 16.38 ms)
19
MB90540/540G/545/545G Series
RST pin is L
Oscillation setting time*2
Power-on reset*1
VCC (Power-supply pin)
PONR (power-on reset) signal
RST (external asynchronous reset) signal
RST (internal reset) signal
Oscillation clock signal
KA (internal operation clock A) signal
KB (internal operation clock B) signal
PORT (port output) signal

High-impedance
*1 : Power-on reset time : Period of clock frequency 217 (Clock frequency of 16 MHz : 8.19 ms)
*2 : Oscillation setting time : Period of clock frequency 218 (Clock frequency of 16 MHz : 16.38 ms)
(13) Initialization
In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers,
please turn on the power again.
(14) Directions of DIV A, Ri and DIVW A, RWi instructions
In the Signed multiplication and division instructions (DIV A, Ri and DIVW A, RWi) , the value of the corre-
sponding bank register (DTB, ADB, USB, SSB) is set in 00H.
If the values of the corresponding bank registers (DTB, ADB, USB, SSB) are set to other than 00H, the remainder
by the execution result of the instruction is not stored in the register of the instruction operand.
(15) Using REALOS
The use of EI2OS is not possible with the REALOS real time operating system.
(16) Caution on Operations during PLL Clock Mode
If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even
when there is no external oscillator or external clock input is stopped. Performance of this operation, however,
cannot be guaranteed.
20
MB90540/540G/545/545G Series
BLOCK DIAGRAM
X0, X1
X0A, X1A Clock F2MC 16LX
RST Controller CPU
HST
16-bit I/O
RAM
Timer
2 K/4 K/6 K/8 K
16-bit Input
Capture IN0 to IN5
8 ch.
ROM/Flash IN6/OUT2,
128 K/256 K/ IN7/OUT3
64K(ROM only) 16-bit Output
Compare OUT0, OUT1
4 ch.
Prescaler
8/16-bit
SOT0 PPG PPG0 to PPG3
SCK0 UART0 4 ch.
SIN0
CAN RX0, RX1 *

Prescaler
Controller TX0, TX1 *
FMC-16 Bus
SOT1
UART1
SCK1
(SCI) TIN0, TIN1
16-bit Reload
SIN1
Timer 2 ch. TOT0, TOT1
Prescaler
AD00 to AD15
SOT2 A16 to A23
SCK2 Serial I/O
ALE
SIN2
RD
External WRL
AVCC Bus
WRH
Interface
AVSS
HRQ
AN0 to AN7 10-bit A/D
Converter HAK
AVRH
8 ch. RDY
AVRL
ADTG CLK
External
Interrupt INT0 to INT7
8 ch.
* : Only the MB90540 series has two channels
21
MB90540/540G/545/545G Series
MEMORY MAP
The memory space of the MB90540/545 Series is shown below.
MB90548G(S)
MB90V540 MB90543G(S)*2 MB90F548GL(S) MB90F549
MB90V540G/F546G (S) MB90F543/F543G(S) MB90F548G (S) MB90549G (S) /F549G (S) MB90547G (S)*2
FFFFFFH FFFFFFH FFFFFFH FFFFFFH FFFFFFH
ROM ROM ROM ROM ROM
(FF bank) (FF bank) (FF bank) (FF bank) (FF bank)
FF0000H FF0000H FF0000H FF0000H FF0000H
FEFFFFH FEFFFFH FEFFFFH FEFFFFH
ROM ROM ROM ROM
(FE bank) (FE bank) (FE bank) (FE bank)
FE0000H FE0000H FE0000H FE0000H
FDFFFFH FDFFFFH
ROM ROM
(FD bank) (FD bank)
FD0000H FD0000H External
FCFFFFH FCFFFFH
ROM External External ROM
(FC bank) (FC bank)
FC0000H FC0000H
External External
00FFFFH
00FFFFH ROM 00FFFFH ROM 00FFFFH ROM 00FFFFH ROM ROM
(Image of (Image of (Image of (Image of (Image of
004000H FF bank) 004000H FF bank) 004000H FF bank) 004000H FF bank) 004000H FF bank)
003FFFH 003FFFH 003FFFH 003FFFH 003FFFH
Peripheral Peripheral Peripheral Peripheral Peripheral
003900H 003900H 003900H 003900H 003900H
External External External External External

002000H 002000H 002100H*1 002000H
0020FFH
001FF5H 0018FFH 0018FFH
ROM correction
001FF0H
RAM 6 K 0010FFH RAM 6 K

RAM 8 K 0008FFH
RAM 4 K
RAM 2 K
000100H 000100H 000100H 000100H
000100H
External External External External External
0000BFH
0000BFH 0000BFH 0000BFH 0000BFH
Peripheral Peripheral Peripheral Peripheral Peripheral
000000H 000000H 000000H 000000H 000000H
*1 : 002000H for MB90F549

*2 : Under development
Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C
compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced
without using the far specification in the pointer declaration.
For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.The ROM area in bank
FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00.The image between FF4000H and
FFFFFFH is visible in bank 00, while the image between FF0000H and FF3FFFH is visible only in bank FF.
22
MB90540/540G/545/545G Series
I/O MAP
Address Register Abbreviation Access Resource name Initial value
00H Port 0 data register PDR0 R/W Port 0 XXXXXXXXB
0AH Port A data register PDRA R/W Port A _ _ _ _ _ _ _XB
0BH to 0FH Reserved
10H Port 0 direction register DDR0 R/W Port 0 0 0 0 0 0 0 0 0B
1AH Port A direction register DDRA R/W Port A _ _ _ _ _ _ _0B
1BH Analog Input Enable register ADER R/W Port 6, A/D 1 1 1 1 1 1 1 1B
1CH Port 0 Pullup control register PUCR0 R/W Port 0 0 0 0 0 0 0 0 0B
1DH Port 1 Pullup control register PUCR1 R/W Port 1 0 0 0 0 0 0 0 0B
1EH Port 2 Pullup control register PUCR2 R/W Port 2 0 0 0 0 0 0 0 0B
1FH Port 3 Pullup control register PUCR3 R/W Port 3 0 0 0 0 0 0 0 0B
20H Serial Mode Control Register 0 UMC0 R/W 0 0 0 0 0 1 0 0B
21H Serial Status Register 0 USR0 R/W 0 0 0 1 0 0 0 0B
Serial input data register 0/ UIDR0/ UART0
22H R/W XXXXXXXXB
Serial output data register 0 UODR0
23H Rate and data register 0 URD0 R/W 0 0 0 0 0 0 0XB
(Continued)
23
MB90540/540G/545/545G Series

24H Serial mode register 1 SMR1 R/W 0 0 0 0 0 0 0 0B
25H Serial control register 1 SCR1 R/W 0 0 0 0 0 1 0 0B
Serial input data register 1/ SIDR1/
26H R/W XXXXXXXXB
Serial output data register 1 SODR1 UART1
27H Serial status register 1 SSR1 R/W 0 0 0 0 1_0 0B
28H UART1 prescaler control register CDCR R/W 0_ _ _1 1 1 1B
29H Serial Edge select register SES1 R/W _ _ _ _ _ _ _0B
2AH Prohibited
2BH Serial I/O prescaler SCDCR R/W 0_ _ _1 1 1 1B
2CH Serial mode control register SMCS R/W _ _ _ _0 0 0 0B
Extended I/O
2DH Serial mode control register SMCS R/W 0 0 0 0 0 0 1 0B
Serial Interface
2EH Serial data register SDR R/W XXXXXXXXB
2FH Serial Edge select register SES2 R/W _ _ _ _ _ _ _0B
30H External interrupt enable register ENIR R/W 0 0 0 0 0 0 0 0B
31H External interrupt request register EIRR R/W XXXXXXXXB
External Interrupt
32H External interrupt level register ELVR R/W 0 0 0 0 0 0 0 0B
33H External interrupt level register ELVR R/W 0 0 0 0 0 0 0 0B
34H A/D control status register 0 ADCS0 R/W 0 0 0 0 0 0 0 0B
35H A/D control status register 1 ADCS1 R/W 0 0 0 0 0 0 0 0B
A/D Converter
36H A/D data register 0 ADCR0 R XXXXXXXXB
37H A/D data register 1 ADCR1 R/W 0 0 0 0 1 _ XXB
38H PPG0 operation mode control register PPGC0 R/W 0 _ 0 0 0 _ _ 1B
16-bit Programmable
39H PPG1 operation mode control register PPGC1 R/W Pulse 0 _ 0 0 0 0 0 1B
Generator 0/1
3AH PPG0/1 clock selection register PPG01 R/W 0 0 0 0 0 0 _ _B
3BH Prohibited
3CH PPG2 operation mode control register PPGC2 R/W 0 _ 0 0 0 _ _1B
16-bit Programmable
3DH PPG3 operation mode control register PPGC3 R/W Pulse 0 _ 0 0 0 0 0 1B
Generator 2/3
3EH PPG2/3 Clock Selection Register PPG23 R/W 0 0 0 0 0 0 _ _B
3FH Prohibited
16-bit Programmable
Generator 4/5
42H PPG4/5 clock selection register PPG45 R/W 0 0 0 0 0 0 _ _B
43H Prohibited
16-bit Programmable
Generator 6/7
46H PPG6/7 clock selection register PPG67 R/W 0 0 0 0 0 0 _ _B
(Continued)
24
MB90540/540G/545/545G Series

47H to 4BH Prohibited
4CH Input capture control status register 0/1 ICS01 R/W Input Capture 0/1 0 0 0 0 0 0 0 0B
4DH Input capture control status register 2/3 ICS23 R/W Input Capture 2/3 0 0 0 0 0 0 0 0B
4EH Input capture control status register 4/5 ICS45 R/W Input Capture 4/5 0 0 0 0 0 0 0 0B
4FH Input capture control status register 6/7 ICS67 R/W Input Capture 6/7 0 0 0 0 0 0 0 0B
50H Timer control status register 0 TMCSR0 R/W 0 0 0 0 0 0 0 0B
51H Timer control status register 0 TMCSR0 R/W _ _ _ _ 0 0 0 0B
TMR0/ 16-bit Reload
52H Timer register 0/reload register 0 R/W Timer 0 XXXXXXXXB
TMRLR0
TMR0/
53H Timer register 0/reload register 0 R/W XXXXXXXXB
TMRLR0
54H Timer control status register 1 TMCSR1 R/W 0 0 0 0 0 0 0 0B
55H Timer control status register 1 TMCSR1 R/W _ _ _ _ 0 0 0 0B
TMR1/ 16-bit Reload
56H Timer register 1/reload register 1 R/W Timer 1 XXXXXXXXB
TMRLR1
TMR1/
57H Timer register 1/reload register 1 R/W XXXXXXXXB
TMRLR1
58H Output compare control status register 0 OCS0 R/W Output Compare 0 0 0 0 _ _ 0 0B
59H Output compare control status register 1 OCS1 R/W 0/1 _ _ _0 0 0 0 0B
5AH Output compare control status register 2 OCS2 R/W Output Compare 0 0 0 0 _ _ 0 0B
5BH Output compare control status register 3 OCS3 R/W 2/3 _ _ _ 0 0 0 0 0B
5CH to 6BH Prohibited
6CH Timer Data register TCDT R/W 0 0 0 0 0 0 0 0B
6DH Timer Data register TCDT R/W I/O Timer 0 0 0 0 0 0 0 0B
6EH Timer Control register TCCS R/W 0 0 0 0 0 0 0 0B
ROM mirror function
6FH ROMM R/W ROM Mirror _ _ _ _ _ _ _ 1B
selection register
70H to 7FH Reserved for CAN 0 Interface.
80H to 8FH Reserved for CAN 1 Interface.
90H to 9DH Prohibited
Address Match
Program address detection
9EH PACSR R/W Detection 0 0 0 0 0 0 0 0B
control status register
Function
9FH Delayed interrupt/release register DIRR R/W Delayed Interrupt _ _ _ _ _ _ _ 0B
Low Power
A0H Low-power mode control register LPMCR R/W 0 0 0 1 1 0 0 0B
Controller
Low Power
A1H Clock selection register CKSCR R/W 1 1 1 1 1 1 0 0B
Controller
(Continued)
25
MB90540/540G/545/545G Series
(Continued)
A2H to A4H Prohibited
A5H Automatic ready function select register ARSR W 0 0 1 1 _ _ 0 0B
External Memory
A6H External address output control register HACR W 0 0 0 0 0 0 0 0B
Access
A7H Bus control signal selection register ECSR W 0 0 0 0 0 0 0 _B
A8H Watchdog Timer control register WDTC R/W Watchdog Timer XXXXX 1 1 1B
A9H Time Base Timer Control register TBTC R/W Time Base Timer 1 - - 0 0 1 0 0B
AAH Watch timer control register WTC R/W Watch Timer 1 X 0 0 0 0 0 0B
ABH to ADH Prohibited
Flash memory control status register
AEH FMCS R/W Flash Memory 0 0 0 X 0 0 0 0B
(Flash only, otherwise reserved)
AFH Prohibited
B0H Interrupt control register 00 ICR00 R/W 0 0 0 0 0 1 1 1B
B7H Interrupt control register 07 ICR07 R/W Interrupt 0 0 0 0 0 1 1 1B
B8H Interrupt control register 08 ICR08 R/W controller 0 0 0 0 0 1 1 1B
BAH Interrupt control register 10 ICR10 R/W 0 0 0 0 0 1 1 1B
BBH Interrupt control register 11 ICR11 R/W 0 0 0 0 0 1 1 1B
BCH Interrupt control register 12 ICR12 R/W 0 0 0 0 0 1 1 1B
BDH Interrupt control register 13 ICR13 R/W 0 0 0 0 0 1 1 1B
BEH Interrupt control register 14 ICR14 R/W 0 0 0 0 0 1 1 1B
BFH Interrupt control register 15 ICR15 R/W 0 0 0 0 0 1 1 1B
C0H to FFH External

1FF0H Program address detection register 0 PADR0 R/W XXXXXXXXB
1FF2H Program address detection register 0 PADR0 R/W Address Match XXXXXXXXB
1FF3H Program address detection register 1 PADR1 R/W Detection Function XXXXXXXXB
(Continued)
26
MB90540/540G/545/545G Series

3900H Reload L PRLL0 R/W XXXXXXXXB
3901H Reload H PRLH0 R/W 16-bit Programmable Pulse XXXXXXXXB
3902H Reload L PRLL1 R/W Generator 0/1 XXXXXXXXB
3903H Reload H PRLH1 R/W XXXXXXXXB
3906H Reload L PRLL3 R/W Generator 2/3 XXXXXXXXB
3907H Reload H PRLH3 R/W XXXXXXXXB
390AH Reload L PRLL5 R/W Generator 4/5 XXXXXXXXB
390BH Reload H PRLH5 R/W XXXXXXXXB
390CH Reload L PRLL6 R/W XXXXXXXXB
390DH Reload H PRLH6 R/W 16-bit Programmable Pulse XXXXXXXXB
390EH Reload L PRLL7 R/W Generator 6/7 XXXXXXXXB
390FH Reload H PRLH7 R/W XXXXXXXXB
3910H to
Reserved
3917H
3918H Input Capture Register 0 IPCP0 R XXXXXXXXB
Input Capture 0/1
391AH Input Capture Register 1 IPCP1 R XXXXXXXXB
391BH Input Capture Register 1 IPCP1 R XXXXXXXXB
391CH Input Capture Register 2 IPCP2 R XXXXXXXXB
391DH Input Capture Register 2 IPCP2 R XXXXXXXXB
Input Capture 2/3
391EH Input Capture Register 3 IPCP3 R XXXXXXXXB
391FH Input Capture Register 3 IPCP3 R XXXXXXXXB
Input Capture 4/5
Input Capture 6/7
(Continued)
27
MB90540/540G/545/545G Series
(Continued)
3928H Output Compare Register 0 OCCP0 R/W XXXXXXXXB
3929H Output Compare Register 0 OCCP0 R/W XXXXXXXXB
Output Compare 0/1
392AH Output Compare Register 1 OCCP1 R/W XXXXXXXXB
392BH Output Compare Register 1 OCCP1 R/W XXXXXXXXB
392CH Output Compare Register 2 OCCP2 R/W XXXXXXXXB
392DH Output Compare Register 2 OCCP2 R/W XXXXXXXXB
Output Compare 2/3
392EH Output Compare Register 3 OCCP3 R/W XXXXXXXXB
392FH Output Compare Register 3 OCCP3 R/W XXXXXXXXB
3930H to
Reserved
39FFH
3A00H to
Reserved for CAN 0 Interface.
3AFFH
3B00H to
3BFFH
3C00H to
3CFFH
3D00H to
3DFFH
3E00H to
Reserved
3FFFH
Read/write notation
R/W : Reading and writing permitted
R : Read-only
W : Write-only
Initial value notation

0 : Initial value is 0.
1 : Initial value is 1.
X : Initial value is undefined.
_ : Initial value is unused.
Note : Addresses in the range 0000H to 00FFH, which are not listed in the table, are reserved for the primary functions
of the MCU. A read access to these reserved addresses results in an X reading and any write access should
not be performed.
28
MB90540/540G/545/545G Series
CAN CONTROLLER
The MB90540 series contains two CAN controllers (CAN0 and CAN1) , the MB90545 series contains only one
(CAN0) . The Evaluation Chip MB90V540 also has two CAN controllers.
The CAN controller has the following features :
Conforms to CAN Specification Version 2.0 Part A and B
- Supports transmission/reception in standard frame and extended frame formats
Supports transmission of data frames by receiving remote frames
16 transmitting/receiving message buffers
- 29-bit ID and 8-byte data
- Multi-level message buffer configuration
Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message
buffer as ID acceptance mask
- Two acceptance mask registers in either standard frame format or extended frame formats
Bit rate programmable from 10 Kbps to 1 Mbps (when input clock is at 16 MHz)
List of Control Registers

Address
Register Abbreviation Access Initial Value
CAN0 CAN1
000070H 000080H
Message buffer valid register BVALR R/W 00000000 00000000B
000071H 000081H
000072H 000082H
Transmit request register TREQR R/W 00000000 00000000B
000073H 000083H
000074H 000084H
Transmit cancel register TCANR W 00000000 00000000B
000075H 000085H
000076H 000086H
Transmit complete register TCR R/W 00000000 00000000B
000077H 000087H
000078H 000088H
Receive complete register RCR R/W 00000000 00000000B
000079H 000089H
00007AH 00008AH
Remote request receiving register RRTRR R/W 00000000 00000000B
00007BH 00008BH
00007CH 00008CH
Receive overrun register ROVRR R/W 00000000 00000000B
00007DH 00008DH
00007EH 00008EH
Receive interrupt enable register RIER R/W 00000000 00000000B
00007FH 00008FH
(Continued)
29
MB90540/540G/545/545G Series
(Continued)
Address
CAN0 CAN1
003B00H 003D00H
Control status register CSR R/W, R 00---000 0----0-1B
003B01H 003D01H
003B02H 003D02H
Last event indicator register LEIR R/W -------- 000-0000B
003B03H 003D03H
003B04H 003D04H Receive/transmit error counter
RTEC R 00000000 00000000B
003B05H 003D05H register
003B06H 003D06H
Bit timing register BTR R/W -1111111 11111111B
003B07H 003D07H
003B08H 003D08H
IDE register IDER R/W XXXXXXXX XXXXXXXXB
003B09H 003D09H
003B0AH 003D0AH
Transmit RTR register TRTRR R/W 00000000 00000000B
003B0BH 003D0BH
003B0CH 003D0CH Remote frame receive waiting
RFWTR R/W XXXXXXXX XXXXXXXXB
003B0DH 003D0DH register
003B0EH 003D0EH Transmit request enable regis-
TIER R/W 00000000 00000000B
003B0FH 003D0FH ter
003B10H 003D10H
XXXXXXXX XXXXXXXXB
003B11H 003D11H Acceptance mask select regis-
AMSR R/W
003B12H 003D12H ter
XXXXXXXX XXXXXXXXB
003B13H 003D13H
003B14H 003D14H
XXXXXXXX XXXXXXXXB
003B15H 003D15H
Acceptance mask register 0 AMR0 R/W
003B16H 003D16H
XXXXX--- XXXXXXXXB
003B17H 003D17H
003B18H 003D18H
XXXXXXXX XXXXXXXXB
003B19H 003D19H
Acceptance mask register 1 AMR1 R/W
003B1AH 003D1AH
XXXXX--- XXXXXXXXB
003B1BH 003D1BH
30
MB90540/540G/545/545G Series
List of Message Buffers (ID Registers)

Address
CAN0 CAN1
003A00H 003C00H XXXXXXXXB
to to General-purpose RAM R/W to
003A1FH 003C1FH XXXXXXXXB
003A20H 003C20H
XXXXXXXX XXXXXXXXB
003A21H 003C21H
ID register 0 IDR0 R/W
003A22H 003C22H
XXXXX--- XXXXXXXXB
003A23H 003C23H
003A24H 003C24H
XXXXXXXX XXXXXXXXB
003A25H 003C25H
003A26H 003C26H
XXXXX--- XXXXXXXXB
003A27H 003C27H
003A28H 003C28H
XXXXXXXX XXXXXXXXB
003A29H 003C29H
003A2AH 003C2AH
XXXXX--- XXXXXXXXB
003A2BH 003C2BH
003A2CH 003C2CH
XXXXXXXX XXXXXXXXB
003A2DH 003C2DH
003A2EH 003C2EH
XXXXX--- XXXXXXXXB
003A2FH 003C2FH
003A30H 003C30H
XXXXXXXX XXXXXXXXB
003A31H 003C31H
003A32H 003C32H
XXXXX--- XXXXXXXXB
003A33H 003C33H
003A34H 003C34H
XXXXXXXX XXXXXXXXB
003A35H 003C35H
003A36H 003C36H
XXXXX--- XXXXXXXXB
003A37H 003C37H
003A38H 003C38H
XXXXXXXX XXXXXXXXB
003A39H 003C39H
003A3AH 003C3AH
XXXXX--- XXXXXXXXB
003A3BH 003C3BH
(Continued)
31
MB90540/540G/545/545G Series
(Continued)
Address
CAN0 CAN1
003A3CH 003C3CH
XXXXXXXX XXXXXXXXB
003A3DH 003C3DH
003A3EH 003C3EH
XXXXX--- XXXXXXXXB
003A3FH 003C3FH
003A40H 003C40H
XXXXXXXX XXXXXXXXB
003A41H 003C41H
003A42H 003C42H
XXXXX--- XXXXXXXXB
003A43H 003C43H
003A44H 003C44H
XXXXXXXX XXXXXXXXB
003A45H 003C45H
003A46H 003C46H
XXXXX--- XXXXXXXXB
003A47H 003C47H
003A48H 003C48H
XXXXXXXX XXXXXXXXB
003A49H 003C49H
003A4AH 003C4AH
XXXXX--- XXXXXXXXB
003A4BH 003C4BH
003A4CH 003C4CH
XXXXXXXX XXXXXXXXB
003A4DH 003C4DH
003A4EH 003C4EH
XXXXX--- XXXXXXXXB
003A4FH 003C4FH
003A50H 003C50H
XXXXXXXX XXXXXXXXB
003A51H 003C51H
003A52H 003C52H
XXXXX--- XXXXXXXXB
003A53H 003C53H
003A54H 003C54H
XXXXXXXX XXXXXXXXB
003A55H 003C55H
003A56H 003C56H
XXXXX--- XXXXXXXXB
003A57H 003C57H
003A58H 003C58H
XXXXXXXX XXXXXXXXB
003A59H 003C59H
003A5AH 003C5AH
XXXXX--- XXXXXXXXB
003A5BH 003C5BH
003A5CH 003C5CH
XXXXXXXX XXXXXXXXB
003A5DH 003C5DH
003A5EH 003C5EH
XXXXX--- XXXXXXXXB
003A5FH 003C5FH
32
MB90540/540G/545/545G Series
List of Message Buffers (DLC Registers and Data Registers)

Address
CAN0 CAN1
003A60H 003C60H
DLC register 0 DLCR0 R/W ----XXXXB
003A61H 003C61H
003A62H 003C62H
003A63H 003C63H
003A64H 003C64H
003A65H 003C65H
003A66H 003C66H
003A67H 003C67H
003A68H 003C68H
003A69H 003C69H
003A6AH 003C6AH
003A6BH 003C6BH
003A6CH 003C6CH
003A6DH 003C6DH
003A6EH 003C6EH
003A6FH 003C6FH
003A70H 003C70H
DLC register 8 DLCR8 R/W ----XXXX
003A71H 003C71H
003A72H 003C72H
003A73H 003C73H
003A74H 003C74H
003A75H 003C75H
003A76H 003C76H
003A77H 003C77H
003A78H 003C78H
003A79H 003C79H
003A7AH 003C7AH
003A7BH 003C7BH
003A7CH 003C7CH
003A7DH 003C7DH
003A7EH 003C7EH
003A7FH 003C7FH
to to Data register 0 (8 bytes) DTR0 R/W to
(Continued)
33
MB90540/540G/545/545G Series
(Continued)
Address
CAN0 CAN1
003AA0H 003CA0H XXXXXXXXB
003AAFH 003CAFH XXXXXXXXB
003AB0H 003CB0H XXXXXXXXB
003ABFH 003CBFH XXXXXXXXB
003AC0H 003CC0H XXXXXXXXB
003ACFH 003CCFH XXXXXXXXB
003AD0H 003CD0H XXXXXXXXB
003ADFH 003CDFH XXXXXXXXB
003AE0H 003CE0H XXXXXXXXB
003AEFH 003CEFH XXXXXXXXB
003AF0H 003CF0H XXXXXXXXB
003AFFH 003CFFH XXXXXXXXB
34
MB90540/540G/545/545G Series
INTERRUPT MAP
EI2OS Interrupt vector Interrupt control register

Interrupt cause
clear Number Address Number Address
Reset N/A #08 FFFFDCH
INT9 instruction N/A #09 FFFFD8H
Exception N/A #10 FFFFD4H
CAN 0 RX N/A #11 FFFFD0H
ICR00 0000B0H
CAN 0 TX/NS N/A #12 FFFFCCH
CAN 1 RX N/A #13 FFFFC8H
ICR01 0000B1H
CAN 1 TX/NS N/A #14 FFFFC4H
External Interrupt INT0/INT1 *1 #15 FFFFC0H
ICR02 0000B2H
Time Base Timer N/A #16 FFFFBCH
16-bit Reload Timer 0 *1 #17 FFFFB8H
ICR03 0000B3H
8/10-bit A/D Converter *1 #18 FFFFB4H
I/O Timer N/A #19 FFFFB0H
ICR04 0000B4H
External Interrupt INT2/INT3 *1 #20 FFFFACH
Serial I/O *1 #21 FFFFA8H
ICR05 0000B5H
8/16-bit PPG 0/1 N/A #22 FFFFA4H
Input Capture 0 *1 #23 FFFFA0H
ICR06 0000B6H
External Interrupt INT4/INT5 *1 #24 FFFF9CH
Input Capture 1 *1 #25 FFFF98H
ICR07 0000B7H
8/16-bit PPG 2/3 N/A #26 FFFF94H
External Interrupt INT6/INT7 *1 #27 FFFF90H
ICR08 0000B8H
Watch Timer N/A #28 FFFF8CH
ICR09 0000B9H
Input Capture 2/3 *1 #30 FFFF84H
ICR10 0000BAH
Output Compare 0 *1 #32 FFFF7CH
Output Compare 1 *1 #33 FFFF78H
ICR11 0000BBH
Input Capture 4/5 *1 #34 FFFF74H
Output Compare 2/3 - Input Capture 6/7 *1 #35 FFFF70H
ICR12 0000BCH
16-bit Reload Timer 1 *1 #36 FFFF6CH
UART 0 RX *2 #37 FFFF68H
ICR13 0000BDH
UART 0 TX *1 #38 FFFF64H
UART 1 RX *2 #39 FFFF60H
ICR14 0000BEH
UART 1 TX *1 #40 FFFF5CH
Flash Memory N/A #41 FFFF58H
ICR15 0000BFH
Delayed interrupt N/A #42 FFFF54H
35
MB90540/540G/545/545G Series
*1 : The interrupt request flag is cleared by the EI2OS interrupt clear signal.
*2 : The interrupt request flag is cleared by the EI2OS interrupt clear signal. A stop request is available.
Note :
N/A : The interrupt request flag is not cleared by the EI2OS interrupt clear signal.
For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags
are cleared by the EI2OS interrupt clear signal.
At the end of EI2OS, the EI2OS clear signal will be asserted for all the interrupt flags assigned to the same
interrupt number. If one interrupt flag starts the EI2OS and in the meantime another interrupt flag is set by a
hardware event, the later event is lost because the flag is cleared by the EI2OS clear signal caused by the first
event. So it is recommended not to use the EI2OS for this interrupt number.
If EI2OS is enabled, EI2OS is initiated when one of the two interrupt signals in the same interrupt control register
(ICR) is asserted. This means that different interrupt sources share the same EI2OS Descriptor which should
be unique for each interrupt source. For this reason, when one interrupt source uses the EI2OS, the other
interrupt should be disabled.
36
MB90540/540G/545/545G Series
ELECTRICAL CHARACTERISTICS
1. Absolute Maximum Ratings (VSS = AVSS = 0.0 V)
Value
Parameter Symbol Units Remarks
Min Max
VCC VSS 0.3 VSS + 6.0 V
AVCC VSS 0.3 VSS + 6.0 V VCC = AVCC *1
Power supply voltage
AVRH, AVCC AVRH/AVRL,
VSS 0.3 VSS + 6.0 V
AVRL AVRH AVRL *1
Input voltage VI VSS 0.3 VSS + 6.0 V *2
Output voltage VO VSS 0.3 VSS + 6.0 V *2
Maximum clamp current ICLAMP 2.0 + 2.0 mA *6
Total maximum clamp current | ICLAMP | 20 mA *6
L level max output current IOL 15 mA *3
L level avg. output current IOLAV 4 mA *4
L level max overall output current IOL 100 mA
L level avg. overall output current IOLAV 50 mA *5
H level max output current IOH 15 mA *3
H level avg. output current IOHAV 4 mA *4
H level max overall output current IOH 100 mA
H level avg. overall output current IOHAV 50 mA *5
500 mW Flash device
Power consumption PD
400 mW Mask ROM
40 +85 C MB90F543/F549
Operating temperature TA
40 +105 C Other than MB90F543/F549
Storage temperature TSTG 55 +150 C
*1 : AVCC, AVRH, AVRL should not exceed VCC. Also, AVRH, AVRL should not exceed AVCC, and AVRL does not
exceed AVRH.
*2 : VI and VO should not exceed VCC + 0.3 V. VI should not exceed the specified ratings. However if the maximum
current to/from an input is limited by some means with external components, the ICLAMP rating supercedes the
VI rating.
*3 : The maximum output current is a peak value for a corresponding pin.
*4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.
*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.
*6 : Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77,
P80 to P87, P90 to P97, PA0
Use within recommended operating conditions.
Use at DC voltage (current) .
The +B signal should always be applied with a limiting resistance placed between the +B signal and the
microcontroller.
The value of the limiting resistance should be set so that when the +B signal is applied the input current to
the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect
other devices.
Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V) , the power supply is
provided from the pins, so that incomplete operation may result.
Note that if the +B input is applied during power-on, the power supply is provided from the pins and the
resulting supply voltage may not be sufficient to operate the power-on result.
(Continued)
37
MB90540/540G/545/545G Series
(Continued)
Care must be taken not to leave the +B input pin open.
Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input
pins, etc.) cannot accept +B signal input.
Sample recommended circuits :
Input/Output Equivalent circuits
Protective diode
VCC
Limiting P-ch
resistance
+B input (0 V to 16 V)
N-ch
Note : Average output current = operating current operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
38
MB90540/540G/545/545G Series
2. Recommended Conditions (VSS = AVSS = 0.0 V)

Value
Min Typ Max
Under normal operation : Other than
4.5 5.0 5.5 V MB90F548GL(S)/543G(S)/547G(S)/
548G(S)
VCC,
Power supply voltage Under normal operation :
AVCC
3.5 5.0 5.5 V MB90F548GL(S)/543G(S)/547G(S)/
548G(S)
3.0 5.5 V Maintain RAM data in stop mode
Smooth capacitor CS 0.022 0.1 1.0 F *
40 +85 C MB90F543/F549
Operating temperature TA
40 +105 C Other than MB90F543/F549
*: Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The bypass capacitor should be greater
than this capacitor.
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the
semiconductor device. All of the devices electrical characteristics are warranted when the device is
operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation
outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact their
FUJITSU representatives beforehand.
C Pin Connection Diagram
CS
39
MB90540/540G/545/545G Series
3. DC Characteristics
(MB90F543/F549: VCC = 5.0 V 10%, VSS = AVSS = 0.0 V, TA = 40 C to +85 C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = 40 C to +105 C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V 10%, VSS = AVSS = 0.0 V, TA = 40 C to +105 C)
Sym- Value
Parameter
bol
Pin name Condition Units Remarks
Min Typ Max
CMOS
VIHS hysteresis 0.8 VCC VCC + 0.3 V
input pin
Input H
TTL input
voltage VIH 2.0 V
pin
MD input
VIHM VCC 0.3 VCC + 0.3 V
pin
CMOS
VILS hysteresis VCC 0.3 0.2 VCC V
input pin
Input L
TTL input
voltage VIL 0.8 V
pin
MD input
VILM VSS 0.3 VCC + 0.3 V
pin
Output H All output VCC = 4.5 V,
VOH VCC 0.5 V
voltage pins IOH = 4.0 mA
Output L All output VCC = 4.5 V,
VOL 0.4 V
voltage pins IOL = 4.0 mA
Input
VCC = 5.5 V,
leak cur- IIL 5 5 A
VSS < VI < VCC
rent
P00 to
P07,
P10 to
Pull-up P17,
resis- RUP P20 to 25 50 100 k
tance P27,
P30 to
P37,
RST
Pull-
down RDO
MD2 25 50 100 k
resis- WN
tance
(Continued)
40
MB90540/540G/545/545G Series
(Continued)
(MB90F543/F549: VCC = 5.0 V 10%, VSS = AVSS = 0.0 V, TA = 40 C to +85 C)
Sym- Value
Parameter
bol
Pin name Condition Units Remarks
Min Typ Max
Internal frequency : 16 MHz,
40 55 mA
At normal operating
ICC Internal frequency : 16 MHz,
At Flash programming/eras- 50 70 mA Flash device
ing
Internal frequency : 16 MHz,
ICCS 12 20 mA
At sleep mode
300 600 A
VCC = 5.0 V 1%,
600 1100 A MB90F548GL (S) only
ICTS Internal frequency : 2 MHz,
Power MB90543G(S)/
At pseudo timer mode 200 400 A
supply VCC 547G(S)/548(S) only
current* 400 750 A MB90F548GL only
Internal frequency : 8 kHz,
ICCL 50 100 A Mask ROM
At sub operation, TA = 25 C
150 300 A Flash device
ICCLS 15 40 A
At sub sleep, TA = 25 C
ICCT 7 25 A
At timer mode, TA = 25 C
ICCH1 At stop, TA = 25 C 5 20 A
At hardware standby mode,
ICCH2 50 100 A
TA = 25 C
Other than
AVCC, AVSS,
Input
CIN AVRH, 5 15 pF
capacity AVRL, C,
VCC, VSS
* : The power supply current testing conditions are when using the external clock.
41
MB90540/540G/545/545G Series
4. AC Characteristics
(1) Clock Timing
(MB90F543/F549: VCC = 5.0 V10%, VSS = AVSS = 0.0 V, TA = 40 C to +85 C)
Value
Parameter Symbol Pin name Units Remarks
Min Typ Max
3 16 MHz VCC = 5.0 V10%
fC X0, X1 VCC<4.5 (MB90F548GL(S)/
Oscillation frequency 3 5 MHz
543G(S)/547G(S)/548G(S))
fCL X0A, X1A 32.768 kHz
62.5 333 ns VCC = 5.0 V10%
tCYL X0, X1 VCC<4.5 (MB90F548GL(S)/
Oscillation cycle time 200 333 ns
543G(S)/547G(S)/548G(S))
tLCYL X0A, X1A 30.5 s
PWH, PWL X0 10 ns Duty ratio is about 30% to
Input clock pulse width
PWLH, PWLL X0A 15.2 s 70%.
Input clock rise and fall
tCR, tCF X0 5 ns When using external clock
time
fCP 1.5 16 MHz When using main clock
Machine clock frequency
fLCP 8.192 kHz When using sub-clock
tCP 62.5 666 ns When using main clock
Machine clock cycle time
tLCP 122.1 s When using sub-clock
Clock Timing
tCYL
0.8 VCC
X0
0.2 VCC
PWH PWL
tCF tCR
tLCYL
0.8 VCC
X0A
0.2 VCC
PWLH PWLL
tCF tCR
42
MB90540/540G/545/545G Series
Guaranteed PLL operation range

Guaranteed operation range
(Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S))
Guaranteed operation range

(MB90F548GL(S)/543G(S)/547G(S)/548G(S))
5.5
Power supply voltage 4.5

VCC (V)
3.5
(MB90F548GL(S)/543G(S)/547G(S)/548G(S))
( Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S))
1.5 8 16
Machine clock fCP (MHz)
External clock frequency and Machine clock frequency
4 3 2 1
16
Machine clock 12
fCP (MHz) 9
8 1/2
(PLL off)
3 4 8 16
External clock fC (MHz)
43
MB90540/540G/545/545G Series
AC characteristics are set to the measured reference voltage values below.
Input signal waveform Output signal waveform
Hysteresis Input Pin Output Pin

0.8 VCC 2.4 V
0.2 VCC 0.8 V
TTL Input Pin

2.0 V
0.8 V
44
MB90540/540G/545/545G Series
(2) Clock Output Timing

(MB90F543/F549 : VCC = 5.0 V 10%, VSS = AVSS = 0.0 V, TA = 40 C to +85 C)
Value
Parameter Symbol Pin name Condition Units Remarks
Min Max
Cycle time tCYC 62.5 ns
CLK VCC = 5 V 10%
CLK CLK tCHCL 20 ns
tCYC
tCHCL
2.4 V 2.4 V
CLK
0.8 V
(3) Reset and Hardware Standby Input Timing

Pin Value
name Min Max
4 tCP ns Under normal operation
Oscillation time of
ms In stop mode
oscillator + 4 tCP
In pseudo timer mode
100 s (MB90543G (S) /547G (S) /
548G (S) )
Reset input time tRSTL RST
In pseudo timer mode
4 tCP ns (Other than MB90543G (S) /
547G (S) /548G (S) )
In sub-clock mode,
2 tCP s sub-sleep mode,
timer mode
Hardware standby input time tHSTL HST 4 tCP ns Under normal operation
Note : tcp represents one cycle time of the machine clock.
Oscillation time of oscillator is time that amplitude reached the 90%. In the crystal oscillator, the oscillation
time is between several ms to tens of ms. In FAR/ceramic oscillator, the oscillation time is between handreds
of s to several ms. In the external clock, the oscillation time is 0 ns.
Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.
45
MB90540/540G/545/545G Series
In under normal operation, pseudo timer mode, sub-clock mode, sub-sleep mode, timer mode
tRSTL, tHSTL
RST
HST 0.2 VCC 0.2 VCC
In stop mode
tRSTL
RST
0.2 VCC 0.2 VCC
90% of
amplitude
X0
Internal operation clock
4 tCP
Oscillation time of
oscillator Oscillation setting time
Internal reset Instruction execution
46
MB90540/540G/545/545G Series
(4) Power On Reset

Pin Value
Parameter Symbol Condition Units Remarks
name Min Max
Power on rise time tR VCC 0.05 30 ms *

Power off time tOFF VCC 50 ms Due to repetitive operation
* : VCC must be kept lower than 0.2 V before power-on.
Note : The above values are used for creating a power-on reset.
Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on
the power supply using the above values.
tR
2.7 V
VCC
0.2 V 0.2 V 0.2 V
tOFF
Sudden changes in the power supply voltage may cause a power-on reset.
To change the power supply voltage while the device is in operation, it is recommended to
raise the voltage smoothly to suppress fluctuations as shown below.
In this case, change the supply voltage with the PLL clock not used. If the voltage drop is
1 V or fewer per second, however, you can use the PLL clock.
VCC
It is recommended to keep the
3.0 V rising speed of the supply voltage
RAM data being held at 50 mV/ms or slower.
VSS
47
MB90540/540G/545/545G Series
(5) Bus Timing (Read)

(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = 40 C to +85 C)
Value
Min Max
ALE pulse width tLHLL ALE tCP/2 20 ns
ALE,
A16 to A23,
Valid addressALEtime tAVLL tCP/2 20 ns
AD00 to
AD15
ALE, AD00
ALEAddress valid time tLLAX tCP/2 15 ns
to AD15
A16 toA23,
Valid addressRDtime tAVRL AD00 to tCP 15 ns
AD15, RD
A16 to A23,
Valid addressValid data
tAVDV AD00 to 5 tCP/2 60 ns
input
AD15
RD pulse width tRLRH RD 3 tCP/2 20 ns
RD, AD00 to
RDValid data input tRLDV 3 tCP/2 60 ns
AD15
RD, AD00 to
RDData hold time tRHDX 0 ns
AD15
RDALEtime tRHLH RD, ALE tCP/2 15 ns
RD, A16 to
RDAddress valid time tRHAX tCP/2 10 ns
A23
A16 to A23,
Valid addressCLKtime tAVCH AD00 to tCP/2 20 ns
AD15, CLK
RDCLKtime tRLCH RD, CLK tCP/2 20 ns
ALERDtime tLLRL ALE, RD tCP/2 15 ns
48
MB90540/540G/545/545G Series
Bus Timing (Read)
tAVCH tRLCH
2.4 V 2.4 V
CLK
tRHLH
2.4 V 2.4 V 2.4 V
ALE
tLHLL 0.8 V
tRLRH
2.4 V
RD tAVLL tLLAX
0.8 V
tLLRL
tAVRL tRLDV tRHAX
2.4 V 2.4 V
A16 to A23
0.8 V 0.8 V
tAVDV
tRHDX
2.4 V 2.4 V 0.8 VCC 0.8 VCC
AD00 to AD15 Address Read data
0.8 V 0.8 V 0.2 VCC 0.2 VCC
49
MB90540/540G/545/545G Series
(6) Bus Timing (Write)

Value
Min Max
A16 to A23
Valid addressWRtime tAVWL AD00 to AD15, tCP 15 ns
WR
WR pulse width tWLWH WR 3 tCP/2 20 ns
AD00 to AD15,
Valid data outputWRtime tDVWH 3 tCP/2 20 ns
WR

AD00 to AD15,
WRData hold time tWHDX 20 ns
WR
A16 to A23,
WRAddress valid time tWHAX tCP/2 10 ns
WR
WRALEtime tWHLH WR, ALE tCP/2 15 ns
WRCLKtime tWLCH WR, CLK tCP/2 20 ns
Bus Timing (Write)
tWLCH
2.4 V
CLK
tWHLH
2.4 V
ALE
tAVWL tWLWH
2.4 V
WR (WRL, WRH)
0.8 V
tWHAX
2.4 V 2.4 V
A16 to A23
0.8 V 0.8 V
tDVWH
tWHDX
2.4 V 2.4 V 2.4 V
AD00 to AD15 Address Write data
0.8 V 0.8 V 0.8 V
50
MB90540/540G/545/545G Series
(7) Ready Input Timing

Value
Min Max
RDY setup time tRYHS RDY 45 ns

RDY hold time tRYHH RDY 0 ns
Note : If the RDY setup time is insufficient, use the auto-ready function.
Ready Input Timing
2.4 V
CLK
ALE
RD/WR
tRYHS tRYHH
RDY 0.8 VCC 0.8 VCC

no WAIT is used.
RDY
When WAIT is used
(1 cycle). 0.2 VCC
51
MB90540/540G/545/545G Series
(8) Hold Timing

Value
Min Max
Pin floatingHAKtime tXHAL HAK 30 tCP ns

HAKtimePin valid time tHAHV HAK tCP 2 tCP ns
Note : There is more than 1 cycle from the time HRQ is read to the time the HAK is changed.
Hold Timing
HAK
2.4 V
0.8 V
tXHAL tHAHV
2.4 V High impedance 2.4 V
Each pin
0.8 V 0.8 V
(9) UART0/1, Serial I/O Timing

Value
Min Max
Serial clock cycle time tSCYC SCK0 to SCK2 8 tCP ns
SCK0 to SCK2,
SCKSOT delay time tSLOV 80 80 ns
SOT0 to SOT2 Internal clock opera-
SCK0 to SCK2, tion output pins are
Valid SINSCK tIVSH CL = 80 pF + 1 TTL. 100 ns
SIN0 to SIN2
SCK0 to SCK2,
SCKValid SIN hold time tSHIX 60 ns
SIN0 to SIN2
Serial clock H pulse width tSHSL SCK0 to SCK2 4 tCP ns
Serial clock L pulse width tSLSH SCK0 to SCK2 4 tCP ns
SCK0 to SCK2,
SCKSOT delay time tSLOV External clock oper- 150 ns
SOT0 to SOT2
ation output pins are
SCK0 to SCK2, CL = 80 pF + 1 TTL.
Valid SINSCK tIVSH 60 ns
SIN0 to SIN2
SCK0 to SCK2,
SCKValid SIN hold time tSHIX 60 ns
SIN0 to SIN2
Note : AC characteristic in CLK synchronized mode.
CL is load capacity value of pins when testing.
For tCP (Machine clock cycle time) , refer to (1) Clock Timing.
52
MB90540/540G/545/545G Series
Internal Shift Clock Mode
tSCYC
SCK
2.4 V
0.8 V 0.8 V
tSLOV
2.4 V
SOT
0.8 V
tIVSH tSHIX
0.8 VCC 0.8 VCC

SIN
0.2 VCC 0.2 VCC
External Shift Clock Mode

tSLSH tSHSL
SCK
0.8 VCC 0.8 VCC
0.2 VCC 0.2 VCC
tSLOV
2.4 V
SOT
0.8 V
tIVSH tSHIX
0.8 VCC 0.8 VCC

SIN
0.2 VCC 0.2 VCC
53
MB90540/540G/545/545G Series
(10) Timer Input Timing

Value
Min Max
tTIWH TIN0, TIN1
Input pulse width 4 tCP ns
tTIWL IN0 to IN7
Timer Input Timing
0.8 VCC 0.8 VCC

0.2 VCC 0.2 VCC
tTIWH tTIWL
(11) Timer Output Timing

Value
Min Max
TOT0 to TOT1,
CLKTOUT change time tTO 30 ns
PPG0 to PPG3
Timer Output Timing
2.4 V
CLK
2.4 V
TOUT 0.8 V
tTO
54
MB90540/540G/545/545G Series
(12) Trigger Input Timing

(MB90F543/F549 : VCC = 4.5 to 5.5 V, VSS = 0.0 V, TA = 40 C to +85 C)
Value
Min Max
tTRGH INT0 to INT7, 5 tCP ns Under nomal operation
Input pulse width
tTRGL ADTG 1 s In stop mode
Trigger Input Timing
0.8 VCC 0.8 VCC

0.2 VCC 0.2 VCC
tTRGH tTRGL
55
MB90540/540G/545/545G Series
5. A/D Converter
Electrical Characteristics
(MB90F543/F549 : VCC = AVCC = 5.0 V10%, VSS = AVSS = 0.0 V, 3.0 V AVRH AVRL, TA = 40 C to +85 C)
(Other than MB90F543/F549 : VCC = AVCC = 5.0 V10%, VSS = AVSS = 0.0 V, 3.0 V AVRH AVRL, TA = 40 C to +105 C)
Value
Parameter Symbol Pin name Units Remarks
Min Typ Max
Resolution 10 bit
Conversion error 5.0 LSB
Nonlinearity error 2.5 LSB
Differential nonlinearity
1.9 LSB
error
AVRL 3.5 AVRL + 0.5 AVRL + 4.5
Zero transition voltage VOT AN0 to AN7 mV
LSB LSB LSB
AVRH 6.5 AVRH 1.5 AVRH + 1.5
Full scale transition voltage VFST AN0 to AN7 mV
LSB LSB LSB
Internal
Compare time 352 tCP ns frequency :
16 MHz
Internal
Sampling time 64 tCP ns frequency :
16 MHz
VCC = AVCC =
Analog port input current IAIN AN0 to AN7 1 1 A
5.0 V 1%
Analog input voltage range VAIN AN0 to AN7 AVRL AVRH V
AVRH AVRL + 2.7 AVCC V
Reference voltage range
AVRL 0 AVRH 2.7 V
IA AVCC 5 mA
Power supply current
IAH AVCC 5 A *
400 600 A Flash device
Reference voltage supply IR AVRH
140 260 A Mask ROM
current
IRH AVRH 5 A *
Offset between input
AN0 to AN7 4 LSB
channels
* : When not using an A/D converter, this is the current (VCC = AVCC = AVRH = 5.0 V) when the CPU is stopped.
Note: The functionality of the A/D converter is only guaranteed for VCC = 5.0 V 10 % (also for MB90543G(S)/
547G (S) /548GL (S) /F548GL (S) ) .
56
MB90540/540G/545/545G Series
A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter
Linearity error : The deviation of the straight line connecting the zero transition point (00 0000 0000 00
0000 0001) with the full-scale transition point (11 1111 1110 11 1111 1111) from actual
conversion characteristics
Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the
theoretical value
Total error : The total error is defined as a difference between the actual value and the theoretical value, which
includes zero-transition error/full-scale transition error and linearity error.
Total error
3FF
3FE Actual conversion 0.5 LSB

Value
3FD
{1 LSB (N 1) + 0.5 LSB}
Digital output
004 VNT
(measured value)
003
Actual conversion
characteristics
002
Theoretical
characteristics
001
0.5 LSB
AVRL AVRH
Analog input
AVRH AVRL
1 LSB = (Theoretical value) [V]
1024
VOT (Theoretical value) = AVRL + 0.5 LSB [V]
VFST (Theoretical value) = AVRH 1.5 LSB [V]
VNT {1 LSB (N 1) + 0.5 LSB}

Total error for digital output N = [LSB]
1 LSB
VNT : Voltage at a transition of digital output from (N 1) to N
(Continued)
57
MB90540/540G/545/545G Series
(Continued)
Linearity error Differential linearity error
3FF Theorential characteristics

Actual conversion
value
3FE
{1 LSB (N 1) + VOT } N+1
Actual conversion value
3FD VFST
(measured value)
Digital output
Digital output
VNT
004
V (N + 1) T
Actual conversion (measured value)
003 characteristics N1
VNT (measured value)

002
Theoretical
characteristics Acturel conversion
001 N2 value
VOT (measured value)
AVRL AVRH AVRL AVRH
Analog input Analog input
Linearity error of VNT {1 LSB (N 1) + VOT}

= [LSB]
digital output N 1 LSB
Differential linearity error V (N + 1) T VNT
of digital N = 1 LSB [LSB]
1 LSB
1 LSB = VFST VOT [V]
1022
VOT : Voltage at transition of digital output from 000H to 001H
VFST : Voltage at transition of digital output from 3FEH to 3FFH
Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions, :
Output impedance values of the external circuit of 15 k or lower are recommended.
When capacitors are connected to external pins, the capacitance of several thousand times the internal
capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor
and internal capacitor.
Note : When the output impedance of the external circuit is too high, the sampling period for analog voltages may
not be sufficient (sampling period = 4.00 s @machine clock of 16 MHz) .
Equipment of analog input circuit model
Comparator
Analog input 3.2 k Max
30 pF Max
Error
The smaller the | AVRH AVRL |, the greater the error would become relatively.
58
MB90540/540G/545/545G Series
6. Flash Memory Program/Erase Characteristics

Value
Parameter Condition Units Remarks
Min Typ Max
Sector erase time 1 15 s Excludes 00H programming prior erasure
MB90F543/F543G (S) /
5 s
F548G (S) /F548GL (S) Excludes 00H
Chip erase time TA = + 25 C programming
VCC = 5.0 V MB90F549/F549G (S) / prior erasure
7 s
F546G (S)
Word (16 bit width)
16 3,600 s Excludes system-level overhead
programming time
Erase/Program cycle 10,000 cycle
59
MB90540/540G/545/545G Series
EXAMPLE CHARACTERISTICS
H level output voltage L level output voltage
VOH IOH VOL IOL

(VCC = 4.5 V, Ta = +25C) (VCC = 4.5 V,Ta = +25C)
5 0.9
4.5 0.8
4
0.7
3.5
0.6
3
VOH [V]
VOL [V]
0.5
2.5
0.4
2
0.3
1.5
1 0.2
0.5 0.1
0 0
0 -2 -4 -6 -8 -10 0 2 4 6 8 10
IOH [mA] IOL [mA]
H level input voltage/ L level input voltage

(Hysterisis inpiut)
Vin Vcc
(Ta = +25C)
5
4
VIH
3
Vin [V]
VIL
0
3 3.5 4 4.5 5 5.5 6 6.5
Vcc [V]
60
MB90540/540G/545/545G Series
Power supply current (MB90549G)
Icc Vcc Iccs Vcc

(Ta = +25C) (Ta = +25C)
12
40
fcp = 16 MHz
fcp = 16 MHz
35 10
fcp = 12 MHz fcp = 12 MHz

30
8
25
Icc [mA]
Icc [mA]

20 6
15
fcp = 4 MHz 4 fcp = 4 MHz
10 fcp = 2 MHz
fcp = 2 MHz
2
5
0 0
2 3 4 5 6 7 2 3 4 5 6 7
Vcc [V] Vcc [V]
ICTS VCC ICCL VCC

(Ta = +25C) (Ta = +25C)
600 100
90
500
80
fcp = 2 MHz 70
400
60
ICTS [A]
ICCL [A]
300 50
40
200
30
fcp = 8 kHz
20
100
10
0 0
2 3 4 5 6 7 2 3 4 5 6 7
Vcc [V] Vcc [V]
61
MB90540/540G/545/545G Series
ICCLS VCC ICCT VCC

(Ta = +25C) (Ta = +25C)
40 25
35
20
30
25
15
ICCT [A]
ICCLS [A]
20
10
15
fcp = 8 kHz
10
5 fcp = 8 kHz
0 0
2 3 4 5 6 7 2 3 4 5 6 7
Vcc [V] Vcc [V]
ICCH2 VCC ICCH1 VCC

(hardware standby, Ta = +25 C) (STOP, Ta = +25 C)
100 20
90 18
85 16
70 14
ICCH2 [A]
ICCH1 [A]
60 12
50 10
40 8
30 6
20 4
10 2
0 0
2 3 4 5 6 7 2 3 4 5 6 7
VCC [V] VCC [V]
62
MB90540/540G/545/545G Series
Power supply current (MB90F549G)
Icc Vcc Iccs Vcc

(Ta = +25 C) (Ta = +25 C)
45 14

40
12
35
10
30
ICC [mA]
8
25
ICC [mA]
20 6
15
4
10
2
5
0 0
2 3 4 5 6 7 2 3 4 5 6 7
VCC [V] VCC [V]
ICTS VCC ICCL VCC

(Ta = +25 C) (Ta = +25 C)
600 300
500 250
fcp = 2 MHz
400 200
fcp = 8 kHz
ICTS [A]
ICCL [A]
300 150
200 100
100 50
0 0
2 3 4 5 6 7 2 3 4 5 6 7
VCC [V] VCC [V]
63
MB90540/540G/545/545G Series
ICCLS VCC ICCT VCC

(Ta = +25 C) (Ta = +25 C)
45 25
40
20
35
30
15
ICCLS [A]
ICCT [A]
25
20
10
15
fcp = 8 MHz
fcp = 8 MHz
10
5
0 0
2 3 4 5 6 7 2 3 4 5 6 7
VCC [V] VCC [V]
ICCH2 VCC ICCH1 VCC

(hardware standby, Ta = +25 C) (STOP, Ta = +25 C)
100 20
90 18
85 16
70 14
ICCH1 [A]
ICCH2 [A]
60 12
50 10
40 8
30 6
20 4
10 2
0 0
2 3 4 5 6 7 2 3 4 5 6 7
VCC [V] VCC [V]
64
MB90540/540G/545/545G Series
ORDERING INFORMATION
Part number Package Remarks
MB90F543PF
MB90F549PF
MB90F543GPF
MB90F543GSPF
MB90F546GPF
MB90F546GSPF
MB90F548GPF
MB90F548GSPF
MB90F548GLPF
MB90F548GLSPF 100-pin Plastic QFP
MB90F549GPF (FPT-100P-M06)
MB90F549GSPF
MB90543GPF
MB90543GSPF
MB90547GPF
MB90547GSPF
MB90548GPF
MB90548GSPF
MB90549GPF
MB90549GSPF
MB90F543PFV
MB90F549PFV
MB90F543GPFV
MB90F543GSPFV
MB90F546GPFV
MB90F546GSPFV
MB90F548GPFV
MB90F548GSPFV
MB90F548GLSPFV
100-pin Plastic LQFP
MB90F549GPFV
(FPT-100P-M05)
MB90F549GSPFV
MB90543GPFV
MB90543GSPFV
MB90547GSPFV
MB90547GSPFV
MB90548GPFV
MB90548GSPFV
MB90549GPFV
MB90549GSPFV
65
MB90540/540G/545/545G Series
PACKAGE DIMENSIONS
100-pin Plastic QFP
(FPT-100P-M06) Note: Pins width and pins thickness include plating thickness.
23.900.40(.941.016)
20.000.20(.787.008)
80 51
81 50
0.10(.004)
17.900.40
(.705.016)
14.000.20
(.551.008)
INDEX
Details of "A" part
100 31 +0.35 0.25(.010)

3.00 0.20
+.014
.118 .008
(Mounting height)
1 30 0~8
0.65(.026) 0.320.05 0.170.06
0.13(.005) M
(.013.002) (.007.002)
0.800.20 0.250.20
"A" (.031.008) (.010.008)
0.880.15 (Stand off)
(.035.006)
C 2001 FUJITSU LIMITED F100008S-c-4-4
Dimensions in mm (inches)
100-pin Plastic LQFP

(FPT-100P-M05) Pins width and pins thickness include plating thickness.
16.000.20(.630.008)SQ
14.000.10(.551.004)SQ
75 51
76 50
0.08(.003)
Details of "A" part
+0.20 +.008
1.50 0.10 .059 .004
INDEX (Mounting height) 0.100.10
(.004.004)
(Stand off)
100 26
0~8
"A" 0.500.20 0.25(.010)
(.020.008)
1 25 0.600.15
0.50(.020) 0.200.05 0.1450.055 (.024.006)
0.08(.003) M
(.008.002) (.0057.0022)
C 2000 FUJITSU LIMITED F100007S-3c-5
Dimensions in mm (inches)
66
MB90540/540G/545/545G Series
FUJITSU LIMITED
All Rights Reserved.
The contents of this document are subject to change without notice.

Customers are advised to consult with FUJITSU sales
representatives before ordering.
The information and circuit diagrams in this document are

presented as examples of semiconductor device applications, and
are not intended to be incorporated in devices for actual use. Also,
FUJITSU is unable to assume responsibility for infringement of
any patent rights or other rights of third parties arising from the use
of this information or circuit diagrams.
The products described in this document are designed, developed

and manufactured as contemplated for general use, including
without limitation, ordinary industrial use, general office use,
personal use, and household use, but are not designed, developed
and manufactured as contemplated (1) for use accompanying fatal
risks or dangers that, unless extremely high safety is secured, could
have a serious effect to the public, and could lead directly to death,
personal injury, severe physical damage or other loss (i.e., nuclear
reaction control in nuclear facility, aircraft flight control, air traffic
control, mass transport control, medical life support system, missile
launch control in weapon system), or (2) for use requiring
extremely high reliability (i.e., submersible repeater and artificial
satellite).
Please note that Fujitsu will not be liable against you and/or any
third party for any claims or damages arising in connection with
above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You

must protect against injury, damage or loss from such failures by
incorporating safety design measures into your facility and
equipment such as redundancy, fire protection, and prevention of
over-current levels and other abnormal operating conditions.
If any products described in this document represent goods or

technologies subject to certain restrictions on export under the
Foreign Exchange and Foreign Trade Law of Japan, the prior
authorization by Japanese government will be required for export
of those products from Japan.
F0207
FUJITSU LIMITED Printed in Japan

MB90F546GS Datasheet

Enviado por

Dados do documento

Direitos autorais

Formatos disponíveis

Compartilhar este documento

Compartilhar ou incorporar documento

Opções de compartilhamento

Você considera este documento útil?

Este conteúdo é inapropriado?

Direitos autorais:

Formatos disponíveis

MB90F546GS Datasheet

Enviado por

Direitos autorais:

Formatos disponíveis

FUJITSU SEMICONDUCTOR

DATA SHEET DS07-13703-5E

16-bit Proprietary Microcontroller

F2MC-16LX MB90540/G/545/G Series

*1 : Controller Area Network (CAN) -License of Robert Bosch GmbH.

Instruction set to optimize controller applications

Pin No. Circuit

General I/O port with programmable pullup. This function is

Pin No. Circuit

General I/O port. This function is enabled when UART1

Pin No. Circuit

General I/O port. This function is enabled when the 16-bit

65 67 D Input pin for the 16-bit reload timers 1. Set the

P95 General I/O port. This function is always enabled.

74 76 D RX input pin for CAN1 Interface. When the CAN function is

I/O CIRCUIT TYPE

Standby control signal

CMOS level output

Circuit type Diagram Remarks

CMOS level output

R TTL level input

CMOS level output

R TTL level input

(4) Use of the sub-clock

VCC MB90540/545 VCC

(6) Pull-up/down resistors

(12) Indeterminate outputs from ports 0 and 1 (MB90F543/F549/V540/V540G only)

VCC (Power-supply pin)

PONR (power-on reset) signal

RST (external asynchronous reset) signal

RST (internal reset) signal

Oscillation clock signal

KA (internal operation clock A) signal

KB (internal operation clock B) signal

PORT (port output) signal Period of indeterminated

Oscillation setting time*2

VCC (Power-supply pin)

PONR (power-on reset) signal

RST (external asynchronous reset) signal

RST (internal reset) signal

Oscillation clock signal

KA (internal operation clock A) signal

KB (internal operation clock B) signal

PORT (port output) signal

CAN RX0, RX1 *

* : Only the MB90540 series has two channels

External External External External External

RAM 6 K 0010FFH RAM 6 K

*1 : 002000H for MB90F549

Address Register Abbreviation Access Resource name Initial value

Address Register Abbreviation Access Resource name Initial value

Address Register Abbreviation Access Resource name Initial value

Address Register Abbreviation Access Resource name Initial value

Initial value notation

List of Control Registers

List of Message Buffers (ID Registers)

List of Message Buffers (DLC Registers and Data Registers)

EI2OS Interrupt vector Interrupt control register

Note : Average output current = operating current operating efficiency

2. Recommended Conditions (VSS = AVSS = 0.0 V)

C Pin Connection Diagram

Guaranteed PLL operation range

Guaranteed operation range

Power supply voltage 4.5