Escolar Documentos
Profissional Documentos
Cultura Documentos
TLV320AIC3254EVM-K
This user's guide describes the characteristics, operation, and use of the TLV320AIC3254EVM-K. This
evaluation module (EVM) features a complete stereo audio codec with several inputs and outputs,
extensive audio routing, mixing, and effects capabilities. A complete circuit description, schematic
diagram, and bill of materials are also included.
The following related documents are available through the Texas Instruments Web site at www.ti.com.
Contents
1 EVM Overview ............................................................................................................... 3
2 EVM Description and Basics .............................................................................................. 3
3 TLV320AIC3254EVM-K Setup and Installation ......................................................................... 7
4 AIC3254 Control Software ............................................................................................... 11
Appendix A EVM Connector Descriptions ................................................................................... 26
Appendix B TLV320AIC3254EVM Schematic ............................................................................... 30
Appendix C TLV320AIC3254EVM Layout Views ........................................................................... 31
Appendix D TLV320AIC3254EVM Bill of Materials ......................................................................... 35
Appendix E USB-MODEVM Schematic ...................................................................................... 38
Appendix F USB-MODEVM Bill of Materials ................................................................................ 39
Appendix G USB-MODEVM Protocol ......................................................................................... 41
List of Figures
1 TLV320AIC3254EVM-K Block Diagram ................................................................................. 4
2 Initial Screen of TLV320AIC3254EVM-K Software ..................................................................... 9
3 Compatibility Tab .......................................................................................................... 10
4 Playback Script Tab ....................................................................................................... 12
5 Playback Panel ............................................................................................................ 13
6 Recording Panel ........................................................................................................... 14
7 DRC Information Tab..................................................................................................... 15
8 Program Codec Pop-Up Window ........................................................................................ 15
PowerTune is a trademark of Texas Instruments.
I2S, I2C are trademarks of Koninklijke Philips Electronics N.V.
Windows is a trademark of Microsoft Corporation.
SPI is a trademark of Motorola, Inc.
I2C is a trademark of Philips Corporation.
is a trademark of ~ Texas Instruments, Inc..
List of Tables
1 USB-MODEVM SW2 Settings ............................................................................................. 5
2 List of Jumpers and Switches ............................................................................................. 5
3 Analog Interface Pinout ................................................................................................... 26
4 Alternate Analog Connectors ............................................................................................ 27
5 Digital Interface Pinout .................................................................................................... 28
6 Power Supply Pin Out .................................................................................................... 29
7 TLV320AIC3254EVM Bill of Materials .................................................................................. 35
8 USB-MODEVM Bill of Materials ......................................................................................... 39
9 USB Control Endpoint HIDSETREPORT Request .................................................................... 41
10 Data Packet Configuration ............................................................................................... 41
11 GPIO Pin Assignments ................................................................................................... 44
1 EVM Overview
1.1 Features
Full-featured evaluation board for the TLV320AIC3254 stereo audio codec.
USB connection to PC provides power, control, and streaming audio data for easy evaluation.
Onboard microphone for ADC evaluation
Connection points for external control and digital audio signals for quick connection to other
circuits/input devices.
The TLV320AIC3254EVM-K is a complete evaluation kit, which includes a universal serial bus (USB)-
based motherboard and evaluation software for use with a personal computer running the Microsoft
Windows operating system (Win2000 or XP).
1.2 Introduction
The TLV320AIC3254EVM is in the Texas Instruments (TI) modular EVM form factor, which allows direct
evaluation of the device performance and operating characteristics and eases software development and
system prototyping.
The TLV320AIC3254EVM-K is a complete evaluation/demonstration kit, which includes a USB-based
motherboard called the USB-MODEVM Interface board and evaluation software for use with a personal
computer (PC) running the Microsoft Windows operating systems.
The TLV320AIC3254EVM-K is operational with one USB cable connection to a PC. The USB connection
provides power, control, and streaming audio data to the EVM for reduced setup and configuration. The
EVM also allows external control signals, audio data, and power for advanced operation, which allows
prototyping and connection to the rest of the development or system evaluation.
TLV320AIC32x4
USB-MODEVM
EVM Position 1
Control Interface
2
SPI, I C
TAS1020B USB
EVM Position 2 USB 8051
Microcontroller
2
I S, AC97
Audio Interface
2.2.1 USB-MODEVM
Table 1 provides a list of the SW2 settings on the USB-MODEVM. For use with the TLV320AIC3254EVM,
SW-2 positions 1, 3, 4, 5, 6, and 7 must be set to ON, whereas SW-2.2 and SW-2.8 must be set to OFF. If
the TLV320AIC3254EVM is to be used with an external audio interface, SW2.4 and SW2.5 also need to
be set to OFF and such interface must be connected as explained in Section 2.4
CAUTION
Verify that all power supplies are within the safe operating limits shown on the
TLV320AIC3254 data sheet before applying power to the EVM.
P23/J23 provides connection to the common power bus for the TLV320AIC3254EVM. Power is supplied
on the pins listed in Table 6.
The TLV320AIC3254EVM-K motherboard (the USB-MODEVM Interface board) supplies power to P23/J23
of the TLV320AIC3254EVM. Power for the motherboard is supplied either through its USB connection or
via terminal blocks on that board.
NOTE: If using the EVM in stand-alone mode, the software must be installed per the following
instructions, but the hardware configuration may be different.
The TLV320AIC3254EVM-K software can now be launched. The user sees an initial screen that looks
similar to Figure 2.
If running the software in Windows Vista or Windows 7, right-click the AIC3254EVM-K CS shortcut and
select Properties. Configure the Compatibility tab as shown in Figure 3
NOTE: For configuration of the codec, the TLV320AIC3254 block diagram located in the
TLV320AIC3254 data sheet is a good reference to help determine the signal routing.
4.1.1.1 Playback
The Playback panel (shown in Figure 5) has the following configurations:
High Performance Stereo Playback - this configuration programs the TLV320AIC3254 in PowerTune
mode PTM_P3, for low-noise, high-performance stereo playback through both line and headphone
outputs.
Low Power Stereo Playback - this configuration programs the TLV320AIC3254 in PowerTune mode
PTM_P1 for low-power stereo playback through both line and headphone outputs.
Direct Analog Bypass - this configuration routes IN1_L/IN1_R to HPL/HPR.
PGA Analog Bypass - this configuration routes IN1_L/IN1_R to the analog input amplifier (Mic PGA)
which is then routed to both the line and headphone amplifiers.
The analog inputs and outputs used for these configurations can be accessed as follows:
4.1.1.2 Recording
The Recording panel (shown in Figure 6) has the following configurations:
High Performance Stereo Recording - this configuration programs the TLV320AIC3254 in PowerTune
mode PTM_R4, for low-noise, high-performance stereo recording. IN1_L and IN1_R are routed in a
single ended fashion.
Low Power Stereo Recording - this configuration programs the TLV320AIC3254 in PowerTune
mode PTM_R1 for low-power stereo playback. IN1_L and IN1_R are routed in a single ended fashion.
Differential On-Board Microphone - this configuration programs the TLV320AIC3254's IN3_L and
IN3_R as a differential pair. Jumpers related to the onboard microphone (W1 to W8) must be set to
their default configuration as described in Table 2.
The analog inputs used for these configurations can be accessed as follows:
1. IN1_L / IN1_R - Jack J1 or terminal block J2.
2. IN3_L / IN3_R - Terminal block J4. Note that the onboard jack J5 must not be used for a differential
configuration.
4.1.2 Features
The Features category allows the user to evaluate various features of the TLV320AIC3254. Each of the
Features panels include an Information tab that explains the feature and provides hardware setup
information for easy evaluation, as seen in Figure 7.
Any item in the Features category can be accessed by a double-click. As soon as a Features panel
opens, a pop-up message appears asking to program the codec for that feature (see Figure 8). A
command script is sent to the codec if the OK button is clicked. This script programs all registers
necessary to evaluate the feature. This can be bypassed by clicking the Cancel button.
The script corresponding to each feature can be accessed at the Installation Directory\DATA\EVM folder.
Also, each script can be manually customized and loaded as the feature's start-up script as long as the file
name remains the same.
4.1.2.5 DC Measurement
Terminal block J3 on the TLV320AIC3254EVM can be used to evaluate the DC measurement feature.
The Information tab provides the hardware setup information.
The Left ADC (V) and Right ADC (V) boxes convert the register data to voltage. The voltage is derived
from the References shown at the upper right corner of the DC Measurement tab. The DC measurement
register data is in 2.22, 2s complement format.
4.1.3.1 Equalizers
The Equalizers miniDSP application features 20 cascaded biquad filters per DAC channel (Figure 14).
Each of the 40 20-Band EQ sliders modify its corresponding biquad filter in the cascade as a function of
gain. Each Master slider controls the digital volume control of the TLV320AIC3254. All sliders can be set
to track the opposing channel slider movement by turning on the Lock L+R switch. Preset configurations
are available at the red selection box below the graphic equalizer. A frequency slider movement changes
any preset to Custom.
The Small Speaker EQ section, contains filter presets that are suitable for small speaker applications.
Emphasizing certain frequencies and reducing low-frequency energy provides higher volume with less
distortion and more intelligible speech and music for small speakers. These presets use the first seven
biquads of the cascade for filtering whereas the rest of the 13 graphic equalizer sliders can be used to
emphasize other frequencies. This feature is enabled by setting the green ON/OFF switch to ON.
Although an option is available to program the codec for this feature when the panel pops up, provision is
made to re-program this miniDSP application by clicking the Program EQ into miniDSP button.
Before changing a control, see the data sheet to ensure that a particular control is compatible with the
current state of the codec. As an example, some controls in the Analog Setup panel must be modified in
a particular order as described in the data sheet. Other controls must only be modified with a specific
hardware setup, such as powering up the AVDD LDO.
All controls update their status with respect to the register contents in the following conditions:
A panel is opened.
The Execute Command Buffer button in the Command-Line Interface is pressed.
The Refresh button at the bottom right of a panel is pressed.
This appendix contains the connection details for each of the main connectors on the EVM.
Note that P22/J22 comprises the signals needed for an I2S serial digital audio interface; the control
interface ( I2C and RESET) signals are routed to P12/J12.
The TLV320AIC3254EVM-K motherboard (the USB-MODEVM Interface board) supplies power to P23/J23
of the TLV320AIC3254EVM. Power for the motherboard is supplied either through its USB connection or
via terminal blocks on that board.
AIC3204_54_RHB Daughtercard_Interface
AIC3204_54_RHB.SCH Daughtercard_Interface.SCH
D D
C C
B B
TYPICAL INPUT CONFIGURATIONS (IN3_L & IN3_R)
EXTERNAL ELECTRET JACK LINE ONBOARD ELECTRET
MICROPHONE CONFIGURATION INPUT CONFIGURATION MICROPHONE CONFIGURATION
INPUT TYPE
MODE SINGLE-ENDED SINGLE-ENDED SINGLE-ENDED DIFFERENTIAL SINGLE-ENDED SINGLE-ENDED SINGLE-ENDED DIFFERENTIAL SINGLE-ENDED DIFFERENTIAL
MONO MONO STEREO MONO MONO MONO STEREO MONO MONO MONO
CODEC IN3_L IN3_L IN3_L IN3_L IN3_L IN3_L IN3_L IN3_L IN3_L IN3_L
INPUTS IN3_R IN3_R IN3_R IN3_R IN3_R IN3_R
ONBOARD MIC W2 OUT OUT OUT OUT OUT OUT OUT OUT IN IN
JUMPERS W3 OUT OUT OUT OUT OUT OUT OUT OUT IN IN
W4 OUT OUT IN OUT OUT OUT OUT OUT OUT OUT
INPUT CONFIG W5 IN IN IN IN OUT OUT OUT OUT IN IN
JUMPER W6 OUT OUT OUT IN N/A N/A N/A N/A OUT IN
SETTINGS W7 OUT OUT IN IN OUT IN IN IN IN IN
ti
W8 1-2 1-2 OUT 2-3 1-2 OUT OUT OUT 1-2 2-3
Microphone Microphone Stereo electret Differential IN3_R is Ring is Ring is Differential line Single Ended - Differential -
DESCRIPTION
bias provided on bias provided on microphones. electret AC-coupled to connected to connected to in. IN3_L & Mono. Mono.
tip. IN3_R AC tip. IN3_R AC Bias provided to microphone. AVSS. IN3_R. IN3_R. IN3_R
A coupled to coupled to both inputs. IN3_L & configured as A
GND. Ring not GND. Ring not Ring is IN3_R differential pair. DATA ACQUISITION PRODUCTS
HIGH PERFORMANCE ANALOG DIVISION
connected to connected to connected to configured as SEMICONDUCTOR GROUP
circuit. circuit. IN3_R. differential pair.
12500 T.I. Boulevard, Dallas, Texas 75243 USA
TITLE
ENGINEER Mike Tsecouras
TLV320AIC3204_54_RHB_EVM
DRAWN BYSteve Leggio
DOCUMENT CONTROL NO.N/A SIZE A DATE 20-Aug-2008 REV A
SHEET 1 OF 3 FILE
1 2 3 4 5 6
1 2 3 4 5 6
REVISION HISTORY
REV ENGINEERING CHANGE NUMBER APPROVED
J11 P12
19 20 1 2
AGND REF+ CNTL GPIO0
17 18 3 4
AGND REF- SCLK CLKX DGND
15 16 5 6
D VCOM A7 CLKR GPIO1 D
13 14 7 8
AGND A6 /SS FSX GPIO2
11 12 9 10
AGND A5 FSR DGND
9 10 11 12
AGND A4 MOSI DX GPIO3
7 8 13 14
A3(-) A3(+) MISO DR GPIO4 /RESET
5 6 15 16
A2(-) A2(+) INT SCL SCL
3 4 17 18
A1(-) A1(+) TOUT DGND
1 2 19 20
A0(-) A0(+) GPIO5 SDA SDA
CONN_EVM_ANALOG CONN_EVM_SERIAL
BOTTOM SIDE TOP SIDE
J12
19 20
GPIO5 SDA
17 18
TOUT DGND
15 16
INT SCL
13 14
DR GPIO4
11 12
DX GPIO3
9 10
FSR DGND
7 8
FSX GPIO2
5 6
CLKR GPIO1
3 4
CLKX DGND
1 2
CNTL GPIO0
CONN_EVM_SERIAL
BOTTOM SIDE
U5
+5VA REG1117A-18 +1.8VA
R37 3 2 TP34
C C
GND
VIN VOUT
10 +1.8VA
1
47uF 0.1uF 10uF 0.1uF
+5VD U6
W20
1 LM317 HPVDD
2 R38 3 2 TP35
IN OUT
ADJ
3 2 HPVDD
+5VA
+5V R39
C37 C42 240 C39 C44
1
47uF 0.1uF 10uF 0.1uF
R40
500
CONN_EVM_POWER
TP39 CONN_EVM_SERIAL
BOTTOM SIDE
BOTTOM SIDE
IOVDD
A
TP41
HPGND
TP42 TP43
MICGND AGND
TP44
AGND
TP45
DGND
TP46
DGND ti
DATA ACQUISITION PRODUCTS
HIGH-PERFORMANCE ANALOG DIVISION
A
SEMICONDUCTOR GROUP
12500 T.I. Boulevard, Dallas, Texas 75243 USA
TITLE
ENGINEER MIKE TSECOURAS
TLV320AIC3204_54_RHB_EVM
DRAWN BY STEVE LEGGIO
DOCUMENT CONTROL NO.N/A SIZE B DATE 20-Aug-2008 REV A
SHEET 2 OF 3 FILE
1 2 3 4 5 6
1 2 3 4 5 6
Revision History
J1 2 REV ECN Number Approved
C23 +3.3VD
4 +3.3VD
5
3 0.1uF
SW1: R34 R35 R36
1 I2C SEL = 0 2.7K U2 2.7K 2.7K
SJ1-3515-SMT SPI SEL = 1 1 8
IOVDD A0 VCC
EXT MIC IN 2 7
A1 WP
3 6
2
J2 IN1 A2 SCL
TP1 TP27 4PDT_ESW_EG4208 R25 W13 4 5
C1 VSS SDA
1 IN1_L SPI_SEL SW1 4.7K
1
IN1_L 2 MICROCHIP_24LC64
D 0.47uF 3 D
1
TP28
2
SCL/SSZ 4
5 TP13
6 R13
C2 TP2 SCL
TP29 SCL
3 IN1_R TP14 0
SDA/MOSI 7 R14
IN1_R 8 SDA
0.47uF 9 SDA
0
J3 IN2 10
C3 TP3 11 TP15
IN2_L 12 /SS R15
1
/SS
IN2_L TP16 0
0.47uF MOSI R16
W22 MOSI
2 0
1 2
MIC DET used
C4 TP4
IN2_R
only with I2C
3 W14
interface.
IN2_R SCLK/MIC_DET
0.47uF R17
3
2
1
W23 SCLK
1 2 0
TP17
MIC BIAS SEL SCLK
SDA/MOSI
W1
SCL/SSZ
SPI_SEL
J4 TP8
1 3 TP18
IN2_R
IN1_R
IN2_L
IN1_L
EXT.BIAS
MISO
1 MISO R18
TP26 MISO
2
R1 VREF 0
W5 W6
SCLK/MIC_DET
1.0K
16
15
14
13
12
11
10
2 1 2 1 2 C32
9
C U1 C
W4 R4
SDA/MOSI
SPISELECT
IN2_R
IN1_R
SCL/SS
IN2_L
IN1_L
MISO
R2 10uF
3 100K C5 1 2 1.2K C27
47uF
R3 R5
EXT MIC IN 2.2K 1.0K 0.1uF
17 8
AVSS SCLK/MIC_DET
TP5 TP6
C6
J5 2 MIC BIAS IN3_L REF 18 7 C26 C31 IOVDD
REF IOVSS W16
4 0.1uF 10uF 2 1
0.47uF
5 MICBIAS 19 6
MICBIAS IOVDD
3 TP19
1 IN3_L 20 5 DOUT DOUT R19
IN3_L DOUT DOUT
SJ1-3515-SMT W7 C7 TP7 TP20 0
2
W3
2 1.0K TP22 0
W8 LOR BCLK BCLK R22
1 23 2
C10, and C11 are LOR BCLK BCLK
1 3 C10 C11 TP23 0
MD9745APZ-F
not installed, but NI NI MCLK R23
24 1 MCLK
LDO_SELECT
can be used to filter AVDD MCLK MCLK
2
C28 TP24 0
noise. GPIO
0
RESETZ
HPVDD
PPAD
AVDD
DVDD
DVSS
GPIO
HPR
0.1uF
HPL
C33
J6 22uF
25
26
27
28
DVDD 29
LDO_SEL 30
31
GPIO32
C15 TP9 TLV320AIC3254
1 R7 LOL
B B
/RESET
LOL TP30
HPR
HPL
100
C17 1.0uF AVDD IOVDD
2
2 47nF TP25 +3.3VD
/RESET
W19
R27
C16 TP10 4.7K R32 R33
R8
1
3 LOR U3 U4 SN74LVC2G00
C29 C30 R24 10K 10K
LOR 100 4 3 5 4
1.0uF Y GND 2A GND
C18 0 2 6 3
LINE OUT 0.1uF 0.1uF RED B 2B 2Y SW3
47nF 5 1 7 2 1
LINE OUT 2 C34 C35 "RESET" VCC A 1Y 1B 2
D1 8 1 3
4 /RESET VCC 1A
+3.3VD C24 SN74LVC1G08
5 22uF 22uF R31 /RESET
+3.3VD C25
3
W11 332 SHOWN POSITION
1 0.1uF "/RESET"
J7 2 1
SJ1-3515-SMT TP31 TP32 TP33 0.1uF
TP11
HPVDD DVDD LDO_SEL +3.3VD
2
J8 C12 HPL R28
C21 1 2
NI R11 /RESET
1
W18
4.7K W15
W17
HPL 0 HPVDD
47uF
1
1
C13 C22
2 NI R12
IOVDD
0
47uF
C14
ti
TP12
3 R9 R10 NI W12 R26
1
HPR
HPR 100 100 2 1 4.7K
W10
SW2
W9
HEADPHONE 1
2
3
2
A J9 2 J10 2 A
SW2:
4 4 R29 R30 EXTERNAL AVDD & DVDD = 0
4 +1.8VD
DATA ACQUISITION PRODUCTS
5 5 C19 16 C20 16 INTERNAL AVDD & DVDD = 1 5 HIGH PERFORMANCE ANALOG DIVISION
6 SEMICONDUCTOR GROUP
3 3 47nF 47nF
1 1 12500 T.I. Boulevard, Dallas, Texas 75243 USA
7 +1.8VA
SJ1-3515-SMT SJ1-3515-SMT 8
9 TITLE
HEADPHONE JACK HEADPHONE ENGINEER Mike Tsecouras
TEST ONLY
10
TLV320AIC3204_54_RHB_EVM
11 DRAWN BYSteve Leggio
12
DOCUMENT CONTROL NO.N/A SIZE A DATE 20-Aug-2008 REV A
4PDT_ESW_EG4208
SHEET 1 OF 3 FILE
1 2 3 4 5 6
www.ti.com
D D
B B
A
ti
DATA ACQUISITION PRODUCTS
HIGH-PERFORMANCE ANALOG DIVISION
A
SEMICONDUCTOR GROUP
6730 SOUTH TUCSON BLVD., TUCSON, AZ 85706 USA
TITLE
ENGINEER FRYE D. ZERKETTS
untitled
DRAWN BY I. C. SPOTTS
DOCUMENT CONTROL NO.1234567 SIZE B DATE dd MMM yyyy REV A
SHEET 1 OF 1 FILE ???
1 2 3 4 5 6
1 2 3 4 5 6
REVISION HISTORY
REV ENGINEERING CHANGE NUMBER APPROVED
D D
1
2
3
J11 J12 JMP5
1 2 1 2
A0(-) A0(+) CNTL GPIO0
3 4 3 4
A1(-) A1(+) CLKX DGND
5 6 5 6
A2(-) A2(+) CLKR GPIO1
7 8 7 8
A3(-) A3(+) FSX GPIO2
9 10 9 10
AGND A4 FSR DGND
11 12 11 12
AGND A5 DX GPIO3
13 14 13 14
AGND A6 DR GPIO4
15 16 15 16 IOVDD
VCOM A7 INT SCL
17 18 17 18
AGND REF- TOUT DGND C29 +3.3VD
19 20 19 20
AGND REF+ GPIO5 SDA RA2
+5VA J13A (TOP) = SAM_TSM-105-01-L-DV-P
10k
DAUGHTER-ANALOG J13B (BOTTOM) = SAM_SSW-105-22-F-D-VS- DAUGHTER-SERIAL 0.1uF R6
J13 200k
J11A (TOP) = SAM_TSM-110-01-L-DV-P
J11B (BOTTOM) = SAM_SSW-110-22-F-D-VS- 1 2 -5VA SCLK U6
+VA -VA IOVDD
3 4 1 24
+5VA -5VA SS GND GATE P3.3
+5VA +5VD 5 6 2 23
DGND AGND A1 B1
7 8 3 22 P3.4
+1.8VD VD1 A2 B2
JMP1 9 10 4 21
+3.3VD +5VD J12A (TOP) = SAM_TSM-110-01-L-DV-P A3 B3 P3.5
1 2 J12B (BOTTOM) = SAM_SSW-110-22-F-D-VS- 5 20
A4 B4
JPR-2X1 DAUGHTER-POWER 6 19 P1.0
C A5 B5 C
TP7 TP8 IOVDD 7 18
A6 B6 P1.1
AGND DGND +5VD 8 17
A7 B7
RESET 9 16 P1.2
A8 B8
JMP2 IOVDD 10 15
PWR_DWN A9 B9 P1.3
1 2 11 14
IOVDD A10 B10
-5VA +5VA +5VD 12 13 P3.1-P3.2
2
C1 C2 C3 JMP3 JMP4 A11 B11
TP1 TP2 TP3 R7
TP4 MISO SN74TVC3010PW
10uF 10uF 10uF INT 200k
MOSI +3.3VD
1
+3.3VD R8
R1
SCL 200k
R21 R22 2.7K
390 390
J1 J2 J3 R2
-5VA +5VA +5VD +1.8VD C4 C5 SDA
TP5 2.7K
D6 D7
SML-LX0603GW-TR SML-LX0603GW-TR 10uF 10uF
GREEN GREEN
MCLK
I2SDOUT
J4 J5 I2SDIN
+1.8VD +3.3VD
LRCLK
BCLK
J16 J17
1 2 1 2
A0(-) A0(+) CNTL GPIO0
B 3 4 3 4 B
A1(-) A1(+) CLKX DGND
5 6 5 6
A2(-) A2(+) CLKR GPIO1
7 8 7 8
A3(-) A3(+) FSX GPIO2
9 10 9 10
AGND A4 FSR DGND
11 12 11 12
AGND A5 DX GPIO3
13 14 13 14
AGND A6 DR GPIO4
15 16 15 16
VCOM A7 INT SCL
17 18 17 18
AGND REF- TOUT DGND
19 20 19 20
AGND REF+ GPIO5 SDA
+5VA
DAUGHTER-ANALOG DAUGHTER-SERIAL
ti
J18A (TOP) = SAM_TSM-105-01-L-DV-P
J18B (BOTTOM) = SAM_SSW-105-22-F-D-VS-
A A
DATA ACQUISITION PRODUCTS
HIGH-PERFORMANCE ANALOG DIVISION
SEMICONDUCTOR GROUP
6730 SOUTH TUCSON BLVD., TUCSON, AZ 85706 USA
TITLE
ENGINEER RICK DOWNS
USB-MODEVM INTERFACE
DRAWN BY ROBERT BENJAMIN
DOCUMENT CONTROL NO.6463996 SIZE B DATE 3-Apr-2007 REV D
SHEET 2 OF 2 FILE C:\01_TI\designs\USB_MODEVM\usb-modevm_revD\USB Motherboard - ModEvm.ddb - Documents\SCH\Daughtercard Interface
1 2 3 4 5 6
1 2 3 4 5 6
REVISION HISTORY
REV ENGINEERING CHANGE NUMBER APPROVED
1
5
D 0.1uF 0.1uF U15 D
2 4 +3.3VD IOVDD
U12 +3.3VD C34 C22 IOVDD C28 +3.3VD
IOVDD +3.3VD +3.3VD
1 16 SN74LVC1G126DBV
VCCA VCCB
3
C30 2 15 USB MCK J10
1
DIR1 OE1 0.1uF 0.1uF 0.1uF U10
RA1
5
EXT MCK 3 14 EXT MCLK
R23 DIR2 OE2 U3 10K
0.1uF 200k R3 R5 4 13 4 2
TP9 1A1 1B1 16 1
2.7K 2.7K 5 12 VCCB VCCA
2
SDA 1A2 1B2 USB I2S 15 2 JMP8
6 11 OE1 DIR1
3
U11 C31 2A1 2B1 14 3 SW2
7 10 OE2 DIR2 SN74LVC1G125DBV JPR-2X1
2 7 2A2 2B2 13 4 A0 16 1
VREF1 VREF2 8 9 1B1 1A1
J6 8 0.1uF GND GND 12 5 R20 A1 15 2
1
EN 1B2 1A2
4 5 11 6 MCLK A2 14 3
2 1 SDA1 SDA2 SN74AVC4T245PW 2B1 2A1 75
3 6 10 7 USB I2S 13 4
4 3 SCL1 SCL2 2B2 2A2 I2SDIN
1 9 8 USB MCK 12 5
GND GND GND
EXTERNAL I2C BCLK USB SPI 11 6
PCA9306DCT SN74AVC4T245PW USB RST 10 7
+3.3VD LRCLK
TP10 +3.3VD C35 IOVDD EXT MCK 9 8
C23 J14
6
I2SDOUT
SCL U1
1 2 SW DIP-8
8 0.1uF 0.1uF
SDA
SCL
VCC 3 4
U5
5 6
C9 6 1
VCCB VCCA 7 8
0.1uF 4 3
B A 9 10
WP
4 X1 IOVDD 5 2
A0
A1
A2
VSS C18 C19 DIR GND 11 12
SN74AVC1T45DBV
33pF MA-505 6.000M-C0 33pF +3.3VD C42 EXTERNAL AUDIO DATA
1
2
3
7
24LC64I/SN PWR_DWN
44
43
42
41
40
39
37
38
36
35
34
32
6.00 MHZ IOVDD C26
U8 0.1uF
C C
TAS1020BPFB
SDA
VREN
CSCHNE
MCLKO2
MCLKO1
CDATI
CDATO
CSYNC
CSCLK
RESET
CRESET
SCL
U7 0.1uF USB RST
MISO
6 1
C20 VCCB VCCA
4 3 MOSI
J7 USB SLAVE CONN 46 31 B A
XTALO P1.7 IOVDD 5 2 C40 IOVDD
100pF 47 30 DIR GND SS
XTALI P1.6
4 C21 48 29
GND R9 R12 PLLFILI P1.5 SCLK U17
3 1 27 P1.3 0.1uF
1
D+ PLLFILO P1.4 SN74AVC1T45DBV
SN74AUP1G125DBV
5
2 1.5K 3.09K 3 26 +3.3VD C43 RESET
D- .001uF MCLKI P1.3
1 5 25 4 2
VCC R10 PUR P1.2 P1.2 IOVDD
6 24 C27
DP P1.1 0.1uF
7 23
3
27.4 DM P1.0 U4 J15
897-30-004-90-000000 4 8 P1.1
DVSS DVDD 16 1 0.1uF
R11 16 21 VCCB VCCA 1 2
DVSS DVDD 15 2
28 33 OE1 DIR1 3 4
27.4 C13 C14 DVSS DVDD P1.0 14 3
45 2 OE2 DIR2 5 6
AVSS AVDD 13 4
P3.2/XINT
47pF 47pF
MRESET
+3.3VD 1B1 1A1 7 8
1
2
3
12 5
EXTEN
1B2 1A2 9 10
RSTO
TEST
11 6
P3.0
P3.1
P3.3
P3.4
P3.5
2B1 2A1 11 12
NC
NC
10 7
JMP7 C24 C10 C11 C12 2B2 2A2
9 8 EXTERNAL SPI
JPR-1X3 0.1uF 0.1uF 0.1uF 0.1uF GND GND
9
10
11
12
13
14
15
17
18
19
20
22
SN74AVC4T245PW INT
USB SPI
TP11
+3.3VD MRESET
USB ACTIVE P3.5
D2 R25 R26
R13
B P3.4 22.1k 137k B
649
SML-LX0603YW-TR R27 R28
YELLOW P3.3
25.5k 76.8k
+3.3VD P3.1-P3.2 R29 R30
R17
+3.3VD 28k 56.2k
100K
C44 C36 IOVDD +3.3VD C38
+3.3VD C39 R31 R32
1uF U13
R24 32.4k 48.7k
0.1uF 1 6 0.1uF 220
VCCA VCCB
3 4 0.1uF R33 R34
+5VD A B
2 5 U16
5
GND DIR IOVDD D8 39.2k 36.5k
2 4
SML-LX0603GW-TR
3
C25 SN74LVC1G06DBV 46.4k 30.9k
SML-LX0603GW-TR
1
2
3
U9 R4 R37 R18
ED555/2DS C7 IOVDD
D3 5 28 10 10uF TP6
EXT PWR IN 1IN 1RESET
SML-LX0603IW-TR
JMP6 6 52.3k 30.1k
1IN 10uF D5 U14
PWR SELECT GREEN 4 24
1EN 1OUT 1 5
23 RED IN OUT
6VDC-10VDC IN 1OUT 3 SW3
U2 3 EN
1GND 2 4 1.2V 9 8
D1 REG1117-5 9 22 GND FB
ti
J9 2GND 2RESET C37 1.4V 10 7
3 2 +3.3VD 0.1uF TPS73201DBV
GND
A CUI-STACK PJ102-BH C8 A
IOVDD 3.0V 15 2
2.5 MM TPS767D318PWP 10uF R38 3.3V 16 1
DATA ACQUISITION PRODUCTS
SW1 HIGH PERFORMANCE ANALOG DIVISION
D4 10M
4 1 3.3VD ENABLE SEMICONDUCTOR GROUP
SML-LX0603GW-TR IOVDD SELECT
3 2 1.8VD ENABLE C17 6730 SOUTH TUCSON BLVD., TUCSON, AZ 85706 USA
0.33uF
GREEN
TITLE
REGULATOR ENABLE ENGINEER RICK DOWNS
USB-MODEVM INTERFACE
DRAWN BYROBERT BENJAMIN
DOCUMENT CONTROL NO.6463996 SIZE B DATE 3-Apr-2007 REV D
SHEET 1 OF 2 FILE C:\01_TI\designs\USB_MODEVM\usb-modevm_revD\USB Motherboard - ModEvm.ddb - Documents\SCH\USB Interface
1 2 3 4 5 6
www.ti.com
The complete bill of materials for USB-MODEVM Interface Board is provided as a reference.
The data packet consists of the following bytes, shown in Table 10:
Example usage:
Write two bytes (AA, 55) to device starting at register 5 of an I2C device with address A0:
[0] 0x11
[1] 0xA0
[2] 0x02
[3] 0x05
[4] 0xAA
[5] 0x55
If the command is sent with no problem, the returning byte [0] is the same as the sent one logically ORed
with 0x20 - in the preceding first example, the returning packet is:
[0] 0x31
[1] 0xA0
[2] 0x02
[3] 0x05
[4] 0xAA
[5] 0x55
If for some reason the interface fails (for example, the I2C device does not acknowledge), it comes back
as:
[0] 0x51 interface | INTF_ERROR
[1] 0xA0
[2] 0x02
[3] 0x05
[4] 0xAA
[5] 0x55
If the request is malformed, that is, the interface byte (byte [0]) takes on a value which is not as previously
described, the return packet is:
[0] 0x93 the user sent 0x13, which is not valid, so 0x93 returned
[1] 0xA0
[2] 0x02
[3] 0x05
[4] 0xAA
[5] 0x55
The preceding examples used writes. Reading is similar:
Read two bytes from device starting at register 5 of an I2C device with address A0:
[0] 0x01
[1] 0xA0
[2] 0x02
[3] 0x05
The first command, i, sets the interface to use for the commands to follow. This command must be
followed by one of the following parameters:
For example, if a fast mode I2C bus is to be used, the script begins with:
i i2cfast
A double quoted string of characters following the b command can be added to provide information to the
user about each breakpoint. When the script is executed, the software's command handler halts as soon
as a breakpoint is detected and displays the string of characters within the double quotes.
The Wait for Flag command, f, reads a specified register and verifies if the bitmap provided with the
command matches the data being read. If the data does not match, the command handler retries for up to
200 times. This feature is useful when switching buffers in parts that support the adaptive filtering mode.
The command f syntax follows:
f [i2c address] [register] [D7][D6][D5][D4][D3][D2][D1][D0] where 'i2c address' and 'register'
are in hexadecimal format and 'D7' through 'D0' are in binary format with values of 0, 1 or X for
don't care.
Anything following a comment command # is ignored by the parser, provided that it is on the same line.
The delay command d allows the user to specify a time, in milliseconds, that the script pauses before
proceeding. The delay time is entered in decimal format.
A series of byte values follows either a read or write command. Each byte value is expressed in
hexadecimal, and each byte must be separated by a space. Commands are interpreted and sent to the
TAS1020B by the program using the protocol described in Section G.1.
The first byte following an r (read) or w (write) command is the I2C slave address of the device (if I2C is
used) or the first data byte to write (if SPI is usednote that SPI interfaces are not standardized on
protocols, so the meaning of this byte varies with the device being addressed on the SPI bus). The
second byte is the starting register address that data will be written to (again, with I2C; SPI variessee
Section G.1 for additional information about what variations may be necessary for a particular SPI mode).
Following these two bytes are data, if writing; if reading, the third byte value is the number of bytes to
read, (expressed in hexadecimal).
For example, to write the values 0xAA 0x55 to an I2C device with a slave address of 0x30, starting at a
register address of 0x03, the user writes:
#example script i i2cfast w 30 03 AA 55 r 30 03 02
This script begins with a comment, specifies that a fast I2C bus will be used, then writes 0xAA 0x55 to the
I2C slave device at address 0x30, writing the values into registers 0x03 and 0x04. The script then reads
back two bytes from the same device starting at register address 0x03. Note that the slave device value
does not change. It is unnecessary to set the R/W bit for I2C devices in the script; the read or write
commands does that.
If extensive repeated write commands are sent and commenting is desired for a group of bytes, the >
command can be used to extend the bytes to other lines that follow. A usage example for the > command
follows:
#example script for '>' command i i2cfast # Write AA and BB to registers 3 and 4, respectively w
30 03 AA BB # Write CC, DD, EE and FF to registers 5, 6, 7 and 8, respectively > CC DD EE FF #
Place a commented breakpoint b "AA BB CC DD EE FF was written, starting at register 3" # Read
back all six registers, starting at register 3 r 30 03 06
The following example demonstrates usage of the Wait for Flag command, f:
#example script for 'wait for flag' command i i2cfast # Switch to Page 44 w 30 00 2C # Switch
buffers w 30 01 05 # Wait for bit D0 to clear. 'x' denotes a don't care. f 30 01 xxxxxxx0
Any text editor can be used to write these scripts; Jedit is an editor that is highly recommended for general
usage. For more information, go to: http://www.jedit.org.
Once the script is written, it can be used in the command window by running the program, and then
selecting Open Script File... from the File menu. Locate the script and open it. The script is then displayed
in the command buffer. The user can also edit the script once it is in the buffer and save it by selecting
Save Script File... from the File menu.
Once the script is in the command buffer, it can be executed by pressing the Execute Command Buffer
button. If there are breakpoints in the script, the script executes to that point, and the user is presented
with a dialog box with a button to press to continue executing the script. When ready to proceed, push that
button and the script continues.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2012, Texas Instruments Incorporated