Lab Workbook Adding Custom IP to an Embedded System Lab

Adding Custom IP to an Embedded System Lab

Introduction
This lab guides you through the process of adding a custom peripheral to a processor system by using
the Create and Import Peripheral Wizard.

Objectives
After completing this lab, you will be able to:

Create a custom peripheral

Add the custom peripheral to your design
Add pin location constraints
Generate the bitstream and verify operation in hardware

Design Description
You will extend the Lab 2 hardware design by creating and adding a PLB peripheral (refer to MYIP in
Figure 1) to the system, and connecting it to the LCD on the Spartan-3E kit.

Figure 1. Design updated from previous lab

www.xilinx.com/university SP3E 3-1

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

Procedure
This lab is separated into steps that consist of general overview statements that provide information on
the detailed instructions that follow. Follow these detailed instructions to progress through the lab.

This lab comprises 5 primary steps: You will open the project, generate a peripheral templates, create the
peripheral, connect the peripheral and, finally, verify the design in hardware.
Note: If you are unable to complete the lab at this time, you can download the original lab files for this
module from the Xilinx University Program site at http://www.xilinx.com/university

General Flow for this Lab

Step 1: Step 2: Step 3: Step 4:

Open the Generate a Create the Add and
Project Peripheral Peripheral Connect the
Template Peripheral

Step 5:
Analyze Assembled
Object Files and Verify
in Hardware

SP3E 3-2 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

Open the Project Step 1

1-1. Create a lab3 folder and copy the contents of the lab2 folder into the lab3
folder if you wish to continue with the design you created in the previous
lab, otherwise copy the lab2 folder content from the labsolution folder into
the lab3 folder. Open the project in XPS.

1-1-1. If you wish to continue using the design that you created in Lab 2, create a lab3 folder in the
c:\ xup\ embedded\ labs directory and copy the contents from labsolution\lab2 to lab3.

1-1-2. Open XPS by clicking Start All Programs Xilinx ISE Design Suite 13.2 EDK
Xilinx Platform Studio.

1-1-3. Select Open a recent project, Click OK and browse to C:\ xup\ embedded\ labs\ lab3.

1-1-4. Click system.xmp to open the project.

Generate a Peripheral Template Step 2

2-1. You will use the Create/Import Peripheral Wizard to create a PLB bus
peripheral template.

2-1-1. In XPS, select Hardware Create or Import Peripheral to start the wizard.

2-1-2. Click Next to continue to the Create and Import Peripheral Wizard flow selection (Figure 2).

www.xilinx.com/university SP3E 3-3

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

Figure 2. Create and Import User Peripheral Dialog Box

2-1-3. In the Select Flow panel, select Create templates for a new peripheral and click Next.

2-1-4. Click next with the default option To an XPS project selected (see Figure 3).

Figure 3. Repository or Project Dialog Box

2-1-5. Click Next and enter lcd_ip in the Name field, leave the default version number of 1.00.a, click
Next (see Figure 4).

SP3E 3-4 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

Figure 4. Provide Core Name and Version Number

2-1-6. Select Processor Local Bus (PLB v4.6), and click Next.

Figure 5. Select the PLB bus

2-2. Continuing with the wizard, select User Logic S/W Register support. Select
only one software accessible register of 32-bit width. Generate template
driver files. Browse to the C:\ xup\ embedded\ labs\ lab3 directory and
ensure the structure.

2-2-1. In the IPIF Services panel, deselect Include data phase timer and click Next.

www.xilinx.com/university SP3E 3-5

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

Figure 6. IPIF Services Dialogue Box

2-2-2. Click Next, accepting the default data width, and no burst and cache line support. Click Next to
accept default number of registers (one) (see Figure 7).

Figure 7. User SW Registers

2-2-3. Scroll through the IP Interconnect (IPIC) panel, which displays the default IPIC signals that are
available for the user logic based on the previous selection (see Figure 8). Click Next.

SP3E 3-6 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

Figure 8. IP Interconnect (IPIC) Dialog Box

2-2-4. In the (OPTIONAL) Peripheral Simulation Support panel, leave Generate BFM simulation
platform unchecked (see Figure 9), and click Next.

Figure 9. Peripheral Simulation Support Dialog Box

2-2-5. In the (OPTIONAL) Peripheral Implementation Options panel, click Generate template driver
files to help you to implement software interface, leaving others unchecked (see Figure 10).

www.xilinx.com/university SP3E 3-7

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

Figure 10. Peripheral Implementation Options Dialog Box

2-2-6. Click Next, and you will see the summary information panel (Figure 11).

Figure 11. Congratulations Dialog Box

2-2-7. Click Finish to close the wizard.

2-2-8. Click on IP Catalog tab in XPS and observe that lcd_ip is added to the Project Local pcores
repository (Figure 12).

SP3E 3-8 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

Figure 12. IP Catalog Updated Entry

The peripheral which you just added becomes part of the available cores list. Use Windows
Explorer to browse to your project directory and ensure that the following structure has been
created by the Create and Import Peripheral Wizard (Figure 13).

Figure 13. Structure Created by the Create and Import Peripheral Wizard

www.xilinx.com/university SP3E 3-9

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

Create the Peripheral Step 3

3-1. Update the MPD file to include the lcd data output of the LCD controller
peripheral so the port can be connected in XPS.

Add a port called lcd to the MPD file.

3-1-1. Open lcd_ip_v2_1_0.mpd in the pcores\ lcd_ip_v1_00_a\ data under lab3 directory.

3-1-2. Add following line before the SPLB_Clk port under the Ports section:

PORT lcd=,dir=O,VEC=[0:6]

Figure 14. Update the MPD file for the LCD Controller Peripheral

3-1-3. Save the file and close.

3-2. Create the LCD controller using the appropriate HDL template files
generated from the Create/Import peripheral wizard: lcd_ip.vhd and
user_logic.vhd. You can edit these files using a standard text editor.

3-2-1. Open lcd_ip.vhd in the pcores\ lcd_ip_v1_00_a\ hdl\ vhdl directory.

3-2-2. Add user port lcd of width 7 under USER ports added here token (see Figure 15).

SP3E 3-10 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

Figure 15. Add the User Port LCD

3-2-3. Search for next --USER and add port mapping statement, save the file and then close it.

Figure 16. Add Port Mapping Statement

3-2-4. Open user_logic.vhd file from the vhdl directory and add lcd port definition in the USER Ports
area.

www.xilinx.com/university SP3E 3-11

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

Figure 17. Add the lcd Port Definition

3-2-5. Search for next --USER and the enter the internal signal declaration according to the figure below

Figure 18. Internal Signal Declaration for the User Logic

3-2-6. Search for -USER logic implementation and add the following code or copy it from
lab3_user_logic.vhd file located at c:\ xup\ embedded\ source directory.

Figure 19. Add Code

SP3E 3-12 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

3-2-7. Save changes and close the user_logic.vhd.

3-2-8. Select Project Rescan User Repositories to have the changes in effect.

Add and Connect the Peripheral Step 4

4-1. Add and connect the LCD peripheral to the PLB bus in the System
Assembly View. Make internal and external port connections. Assign an
address range to it. Establish the LCD data port as external FPGA pins and
assign the pin location constraints so the peripheral interfaces to the LCD
display on the Spartan-3E Starter Kit.

4-1-1. In IP Catalog, select lcd_ip core, drag and drop it in the System Assembly View panel. Click
OK to accept the default settings.

4-1-2. Make sure that the Bus Interfaces filter is selected in the System Assembly View and click on
the circle in the bus connection diagram to make bus connection (Figure 20).

Figure 20. Making Bus Connection

4-1-3. Select the Ports filter, and connect the lcd port of the lcd_ip_0 instance as an external pin by
selecting Make External (Figure 21).

Figure 21. Assign the lcd_0 Instance

www.xilinx.com/university SP3E 3-13

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

4-1-4. Select Addresses filter and click the Generate Addresses button.

Your results should look similar to that below (as shown in Figure 22).

Figure 22. Generate Addresses

4-2. Modify the system.ucf file to assign external LCD controller connections to
the proper FPGA pin locations.

4-2-1. Open the system.ucf file by double-clicking the UCF File: data\ system.ucf entry under Project
Files in the System tab.

4-2-2. Open the C:\ xup\ embedded\ sources\ lab3.ucf file and copy the pin assignments into the ucf.

Figure 23. Adding UCF Constraints

4-2-3. Save and close the file.

Analyze Assembled ObjectFiles and Verify in Hardware Step 5

5-1. Add a software new software program. Use SDK to generate the
configuration file and program the Spartan-3E Starter kit.

5-1-1. Start SDK by clicking Project Export Hardware Design to SDK.

5-1-2. Click on Export & Launch SDK button with default settings and browse to
C:\xup\embedded\labs\lab3\SDK\SDK_Export.

5-1-3. I n SDK, on Project Explorer tab, right-click on lab2.c file in Testapp src and select delete.

SP3E 3-14 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

5-1-4. Right click on src select import, then chose General File System and add lab3.c file from the
source folder.

5-1-5. Select TestApp, right-click and select Generate Linker Script.

5-1-6. Target everything to ilmb and dlmb memories, set heap and stack to 400 bytes each, click
Generate and click Yes.

5-1-7. Connect the USB and RS-232 cables to the Spartan-3E Starter kit and power it up.

5-1-8. Start a Hyper Terminal with the following settings:

Baud rate: 115200
Data bits: 8
Parity: none
Stop bits: 1
Flow control: none

5-1-9. Select Xilinx Tools Program FPGA in SDK.

Figure 24. Program FPGA dialog box

5-1-10. Click on drop-down button and select TestApp.elf file and click Program.

5-1-11. Note: A message displayed in Hyper Terminal as shown in Figure 24.

www.xilinx.com/university SP3E 3-15

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

Figure 25. Screen Shot after the BitStream Downloading

You should see LCD Test Over in the Hyper Terminal window and Welcome to the #1 Prof
Workshop on the LCD panel on the Spartan-3E Starter kit.

Conclusion
The Create and Import Peripheral Wizard was used to create peripheral templates for the PLB bus. Logic
was added to the templates to create an LCD interface peripheral. The peripheral was then integrated
into an existing processor system and tested in hardware using a provided software application to display
a message on the on-board LCD.

SP3E 3-16 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

Completed MHS File

# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.2 Build EDK_O.61xd
# Tue Jul 12 06:55:41 2011
# Target Board: Xilinx Spartan-3E Starter Board Rev D
# Family: spartan3e
# Device: XC3S500e
# Package: FG320
# Speed Grade: -4
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 50.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
PARAMETER VERSION = 2.1.0

PORT fpga_0_RS232_DCE_RX_pin = fpga_0_RS232_DCE_RX_pin, DIR = I

PORT fpga_0_RS232_DCE_TX_pin = fpga_0_RS232_DCE_TX_pin, DIR = O
PORT fpga_0_LEDs_8Bit_GPIO_IO_O_pin = fpga_0_LEDs_8Bit_GPIO_IO_O_pin, DIR = O, VEC =
[0:7]
PORT fpga_0_DDR_SDRAM_DDR_Clk_pin = fpga_0_DDR_SDRAM_DDR_Clk_pin, DIR = O
PORT fpga_0_DDR_SDRAM_DDR_Clk_n_pin = fpga_0_DDR_SDRAM_DDR_Clk_n_pin, DIR = O
PORT fpga_0_DDR_SDRAM_DDR_CE_pin = fpga_0_DDR_SDRAM_DDR_CE_pin, DIR = O
PORT fpga_0_DDR_SDRAM_DDR_CS_n_pin = fpga_0_DDR_SDRAM_DDR_CS_n_pin, DIR = O
PORT fpga_0_DDR_SDRAM_DDR_RAS_n_pin = fpga_0_DDR_SDRAM_DDR_RAS_n_pin, DIR = O
PORT fpga_0_DDR_SDRAM_DDR_CAS_n_pin = fpga_0_DDR_SDRAM_DDR_CAS_n_pin, DIR = O
PORT fpga_0_DDR_SDRAM_DDR_WE_n_pin = fpga_0_DDR_SDRAM_DDR_WE_n_pin, DIR = O
PORT fpga_0_DDR_SDRAM_DDR_BankAddr_pin = fpga_0_DDR_SDRAM_DDR_BankAddr_pin, DIR =
O, VEC = [1:0]
PORT fpga_0_DDR_SDRAM_DDR_Addr_pin = fpga_0_DDR_SDRAM_DDR_Addr_pin, DIR = O, VEC =
[12:0]
PORT fpga_0_DDR_SDRAM_DDR_DQ_pin = fpga_0_DDR_SDRAM_DDR_DQ_pin, DIR = IO, VEC =
[15:0]
PORT fpga_0_DDR_SDRAM_DDR_DM_pin = fpga_0_DDR_SDRAM_DDR_DM_pin, DIR = O, VEC =
[1:0]
PORT fpga_0_DDR_SDRAM_DDR_DQS_pin = fpga_0_DDR_SDRAM_DDR_DQS_pin, DIR = IO, VEC
= [1:0]
PORT fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin = fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin, DIR =
IO
PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
PORT dip_GPIO_IO_I_pin = dip_GPIO_IO_I, DIR = I, VEC = [0:3]
PORT push_GPIO_IO_I_pin = push_GPIO_IO_I, DIR = I, VEC = [0:3]
PORT lcd_ip_0_lcd_pin = lcd_ip_0_lcd, DIR = O, VEC = [0:6]

BEGIN microblaze
PARAMETER INSTANCE = microblaze_0
PARAMETER C_AREA_OPTIMIZED = 1
PARAMETER C_USE_BARREL = 1
PARAMETER C_DEBUG_ENABLED = 1
PARAMETER HW_VER = 8.20.a
BUS_INTERFACE DLMB = dlmb
BUS_INTERFACE ILMB = ilmb
BUS_INTERFACE DPLB = mb_plb

www.xilinx.com/university SP3E 3-17

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

BUS_INTERFACE IPLB = mb_plb

BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
PORT MB_RESET = mb_reset
END

BEGIN plb_v46
PARAMETER INSTANCE = mb_plb
PARAMETER HW_VER = 1.05.a
PORT PLB_Clk = clk_50_0000MHz
PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
PARAMETER INSTANCE = ilmb
PARAMETER HW_VER = 2.00.b
PORT LMB_Clk = clk_50_0000MHz
PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
PARAMETER INSTANCE = dlmb
PARAMETER HW_VER = 2.00.b
PORT LMB_Clk = clk_50_0000MHz
PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = dlmb_cntlr
PARAMETER HW_VER = 3.00.b
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x00001fff
BUS_INTERFACE SLMB = dlmb
BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = ilmb_cntlr
PARAMETER HW_VER = 3.00.b
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x00001fff
BUS_INTERFACE SLMB = ilmb
BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
PARAMETER INSTANCE = lmb_bram
PARAMETER HW_VER = 1.00.a
BUS_INTERFACE PORTA = ilmb_port
BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
PARAMETER INSTANCE = RS232_DCE
PARAMETER C_BAUDRATE = 115200
PARAMETER C_DATA_BITS = 8
PARAMETER C_USE_PARITY = 0
PARAMETER C_ODD_PARITY = 0
PARAMETER HW_VER = 1.02.a

SP3E 3-18 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

PARAMETER C_BASEADDR = 0x84000000

PARAMETER C_HIGHADDR = 0x8400ffff
BUS_INTERFACE SPLB = mb_plb
PORT RX = fpga_0_RS232_DCE_RX_pin
PORT TX = fpga_0_RS232_DCE_TX_pin
END

BEGIN xps_gpio
PARAMETER INSTANCE = LEDs_8Bit
PARAMETER C_ALL_INPUTS = 0
PARAMETER C_GPIO_WIDTH = 8
PARAMETER C_INTERRUPT_PRESENT = 0
PARAMETER C_IS_DUAL = 0
PARAMETER HW_VER = 2.00.a
PARAMETER C_BASEADDR = 0x81440000
PARAMETER C_HIGHADDR = 0x8144ffff
BUS_INTERFACE SPLB = mb_plb
PORT GPIO_IO_O = fpga_0_LEDs_8Bit_GPIO_IO_O_pin
END

BEGIN mpmc
PARAMETER INSTANCE = DDR_SDRAM
PARAMETER C_NUM_PORTS = 1
PARAMETER C_SPECIAL_BOARD = S3E_STKIT
PARAMETER C_MEM_TYPE = DDR
PARAMETER C_MEM_PARTNO = MT46V32M16-6
PARAMETER C_MEM_DATA_WIDTH = 16
PARAMETER C_PIM0_BASETYPE = 2
PARAMETER HW_VER = 6.04.a
PARAMETER C_MPMC_BASEADDR = 0x8c000000
PARAMETER C_MPMC_HIGHADDR = 0x8fffffff
BUS_INTERFACE SPLB0 = mb_plb
PORT MPMC_Clk0 = clk_100_0000MHzDCM0
PORT MPMC_Clk90 = clk_100_0000MHz90DCM0
PORT MPMC_Rst = sys_periph_reset
PORT DDR_Clk = fpga_0_DDR_SDRAM_DDR_Clk_pin
PORT DDR_Clk_n = fpga_0_DDR_SDRAM_DDR_Clk_n_pin
PORT DDR_CE = fpga_0_DDR_SDRAM_DDR_CE_pin
PORT DDR_CS_n = fpga_0_DDR_SDRAM_DDR_CS_n_pin
PORT DDR_RAS_n = fpga_0_DDR_SDRAM_DDR_RAS_n_pin
PORT DDR_CAS_n = fpga_0_DDR_SDRAM_DDR_CAS_n_pin
PORT DDR_WE_n = fpga_0_DDR_SDRAM_DDR_WE_n_pin
PORT DDR_BankAddr = fpga_0_DDR_SDRAM_DDR_BankAddr_pin
PORT DDR_Addr = fpga_0_DDR_SDRAM_DDR_Addr_pin
PORT DDR_DQ = fpga_0_DDR_SDRAM_DDR_DQ_pin
PORT DDR_DM = fpga_0_DDR_SDRAM_DDR_DM_pin
PORT DDR_DQS = fpga_0_DDR_SDRAM_DDR_DQS_pin
PORT DDR_DQS_Div_O = fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin
PORT DDR_DQS_Div_I = fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin
END

BEGIN clock_generator
PARAMETER INSTANCE = clock_generator_0
PARAMETER C_CLKIN_FREQ = 50000000
PARAMETER C_CLKOUT0_FREQ = 100000000
PARAMETER C_CLKOUT0_PHASE = 90
PARAMETER C_CLKOUT0_GROUP = DCM0
PARAMETER C_CLKOUT0_BUF = TRUE

www.xilinx.com/university SP3E 3-19

xup@xilinx.com
Adding Custom IP to an Embedded System Lab Lab Workbook

PARAMETER C_CLKOUT1_FREQ = 100000000

PARAMETER C_CLKOUT1_PHASE = 0
PARAMETER C_CLKOUT1_GROUP = DCM0
PARAMETER C_CLKOUT1_BUF = TRUE
PARAMETER C_CLKOUT2_FREQ = 50000000
PARAMETER C_CLKOUT2_PHASE = 0
PARAMETER C_CLKOUT2_GROUP = NONE
PARAMETER C_CLKOUT2_BUF = TRUE
PARAMETER C_EXT_RESET_HIGH = 1
PARAMETER HW_VER = 4.02.a
PORT CLKIN = CLK_S
PORT CLKOUT0 = clk_100_0000MHz90DCM0
PORT CLKOUT1 = clk_100_0000MHzDCM0
PORT CLKOUT2 = clk_50_0000MHz
PORT RST = sys_rst_s
PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
PARAMETER INSTANCE = mdm_0
PARAMETER C_MB_DBG_PORTS = 1
PARAMETER C_USE_UART = 1
PARAMETER HW_VER = 2.00.b
PARAMETER C_BASEADDR = 0x84400000
PARAMETER C_HIGHADDR = 0x8440ffff
BUS_INTERFACE SPLB = mb_plb
BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
PARAMETER INSTANCE = proc_sys_reset_0
PARAMETER C_EXT_RESET_HIGH = 1
PARAMETER HW_VER = 3.00.a
PORT Slowest_sync_clk = clk_50_0000MHz
PORT Ext_Reset_In = sys_rst_s
PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
PORT Dcm_locked = Dcm_all_locked
PORT MB_Reset = mb_reset
PORT Bus_Struct_Reset = sys_bus_reset
PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_gpio
PARAMETER INSTANCE = dip
PARAMETER HW_VER = 2.00.a
PARAMETER C_GPIO_WIDTH = 4
PARAMETER C_ALL_INPUTS = 1
PARAMETER C_BASEADDR = 0x81420000
PARAMETER C_HIGHADDR = 0x8142ffff
BUS_INTERFACE SPLB = mb_plb
PORT GPIO_IO_I = dip_GPIO_IO_I
END

BEGIN xps_gpio
PARAMETER INSTANCE = push
PARAMETER HW_VER = 2.00.a
PARAMETER C_GPIO_WIDTH = 4

SP3E 3-20 www.xilinx.com/university

xup@xilinx.com
Lab Workbook Adding Custom IP to an Embedded System Lab

PARAMETER C_ALL_INPUTS = 1
PARAMETER C_BASEADDR = 0x81400000
PARAMETER C_HIGHADDR = 0x8140ffff
BUS_INTERFACE SPLB = mb_plb
PORT GPIO_IO_I = push_GPIO_IO_I
END

BEGIN lcd_ip
PARAMETER INSTANCE = lcd_ip_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0xcf400000
PARAMETER C_HIGHADDR = 0xcf40ffff
BUS_INTERFACE SPLB = mb_plb
PORT lcd = lcd_ip_0_lcd
END

www.xilinx.com/university SP3E 3-21

xup@xilinx.com