1.

Construct a Common Emitter BJT amplifier using voltage divider bias and determine the
frequency response. Calculate the bandwidth from the obtained frequency response. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

2. Construct a Common Collector BJT amplifier using voltage divider bias and determine the frequency
response. Calculate the bandwidth from the obtained frequency response. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

3. Construct a Common Source FET amplifier and determine the frequency response.
Calculate the bandwidth from the obtained frequency response. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

4. Construct a Darlington amplifier using BJT and determine the frequency response.
Calculate the bandwidth from the obtained frequency response. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

5. Construct a Differential amplifier using BJT and determine the common mode gain,
differential mode gain and CMRR. (100)

Aim & Circuit Theory &

Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

6. Construct a Differential amplifier using BJT and determine the transfer characteristics of
the amplifier. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

7. Construct a Cascode amplifier and determine the frequency response. Calculate the bandwidth from
the obtained frequency response. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

8. Construct a Cascade amplifier and determine the frequency response. Calculate the bandwidth from
the obtained frequency response. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

9. Construct a Single stage amplifier and determine the frequency response. Calculate the
bandwidth from the obtained frequency response. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

10. Construct a multistage amplifier and determine the frequency response. Calculate the
bandwidth from the obtained frequency response. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

11. Design and implement BCD to Excess-3 code converter using logic gates and verify its
truth table. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

12. Design and implement Excess-3 to BCD code converter using logic gates and verify its
truth table. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

13. Design and implement binary to gray code converter and gray to binary code converter
using logic gates and verify its truth table. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

14. Design and implement 4-bit binary Adder / Subtractor using IC 7483. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

15. Design and implement BCD adder using IC 7483. (100)

Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

16. Design and implement 4x2 encoder and 2x4 decoder using logic gates and verify its truth table.
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

17. Design and implement 4x1 multiplexer and 1x4 de-multiplexer using logic gates and verify its truth
table. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

18. Design and construct a 4 – bit binary ripple counter and verify its truth table. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

19. Design and construct a 4 – bit mod-10 ripple counter and verify its truth table. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

20. Construct a 3-bit synchronous up / down counter and verify its truth table. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

21. Construct a 4 – bit shift register using Flip – flops and implement any two configuration. (100)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN

22. (i) Design and implement binary to gray code converter using logic gates and verify
its truth table. (50)
(ii) Design and implement gray to binary code converter using logic gates and verify
its truth table. (50)
Aim & Circuit Theory &
Design & Output Record Viva Total
Identification Diagram Procedure
verification (30) (10) (10) (100)
(10) (30) (10)

INTERNAL SIGN EXTERNAL SIGN