Scribd Logo
Fazer o upload

Bem-vindo(a) ao Scribd!

  • AND Gate Simulasi Hasil: VCC 5.0V Xlc1 AB

    Enviado por

    tugas
    28 visualizações3 páginas
    The document describes the operation and truth tables of basic logic gates - AND, OR, NOR, and NAND gates. It shows the input and output terminals of each gate, labeled as S1, S2, S3 for inputs and XLC1 and AB for outputs. It also includes schematics of combining multiple gates in circuits.

    Descrição original:

    and gate

    Título original

    AND Gate

    Direitos autorais

    © © All Rights Reserved

    Formatos disponíveis

    DOCX, PDF, TXT ou leia online no Scribd

    Você considera este documento útil?

    Este conteúdo é inapropriado?

    Denunciar este documento
    The document describes the operation and truth tables of basic logic gates - AND, OR, NOR, and NAND gates. It shows the input and output terminals of each gate, labeled as S1, S2, S3 for inputs and XLC1 and AB for outputs. It also includes schematics of combining multiple gates in circuits.

    Direitos autorais:

    © All Rights Reserved
    Baixe no formato DOCX, PDF, TXT ou leia online no Scribd
    Sinalizar o conteúdo como inadequado
    28 visualizações3 páginas

    AND Gate Simulasi Hasil: VCC 5.0V Xlc1 AB

    Enviado por

    tugas
    The document describes the operation and truth tables of basic logic gates - AND, OR, NOR, and NAND gates. It shows the input and output terminals of each gate, labeled as S1, S2, S3 for inputs and XLC1 and AB for outputs. It also includes schematics of combining multiple gates in circuits.

    Direitos autorais:

    © All Rights Reserved
    Baixe no formato DOCX, PDF, TXT ou leia online no Scribd
    Sinalizar o conteúdo como inadequado
    de 3

    AND Gate

    Simulasi Hasil
    XLC1
    VCC
    5.0V AB

    S1

    U1

    Key = Space
    S2 AND2

    Key = Space

    OR Gate

    Simulasi Hasil
    XLC1
    VCC
    5.0V AB

    S1

    U2

    Key = Space
    S2 OR2

    Key = Space

    Kombinasi AND dan OR Gate

    Simulasi Hasil
    XLC1
    VCC
    5.0V AB

    S1

    U2

    Key = Space
    S2 AND2

    U1

    Key = Space
    OR2
    S3

    Key = Space
    NOR Gate

    Simulasi Hasil

    XLC1
    VCC
    5.0V AB

    S1

    Key = Space
    S2 U3 U2
    U1

    NOR3
    NOR3
    Key = Space

    S3

    Key = Space

    XLC1
    VCC
    5.0V AB

    S1 U3A

    7404N
    U2
    U1
    Key = Space
    S2 U3B
    NOR3

    7404N

    Key = Space

    XLC1

    AB

    VCC
    5.0V

    S1 U3A

    7404N
    U2
    U1 U4A
    Key = Space
    S2 U3B
    NOR3 7404N

    7404N

    Key = Space
    NAND Gate

    Simulasi Hasil
    XLC1

    AB

    VCC
    5.0V

    S1

    Key = Space
    S2 U1 U2
    U3

    NAND3
    NAND3
    Key = Space
    S3

    Key = Space

    XLC1

    AB
    VCC
    5.0V

    S1 U3A

    7404N
    U2
    U1
    Key = Space
    S2 U3B
    NAND3

    7404N

    Key = Space

    XLC1

    AB
    VCC
    5.0V

    S1 U3A

    7404N
    U2
    U1 U4A
    Key = Space
    S2 U3B
    NAND3 7404N

    7404N

    Key = Space

    Você também pode gostar