Escolar Documentos
Profissional Documentos
Cultura Documentos
Float pin:it like stop but inter clock latency of that in taken during CTO building.
Sanity checks: floating pins, unconst raise pins, undriven inputs unloaded output ports pin direction
mismatches, multi driven
Floorplan guidliness:
For design that have horizontal overflow to increase utilization cell row separation is increased
which in turn helps increase horizontal routing resources
Placement:
Placement result wil initial picture on utilization, timing ,routing congestion, placement density
Floorplan issues:
Connectivity Isuuses: tomany wires crossing an area , macro placed far apart causing extra wiring.
Adjust cell density in congestion area, Add modify blockages, cell padding, create groups and
regions
Cell Pading: OAI/AOI WILL HAVE MORE PINS and require more routing resource.
Group and region :the place timing critical logic cells close to each other to help timing and
congestion .( create group may soft,hard exclusive)
Objective of CTS:
OCV
SI