Você está na página 1de 11

MOSFET DC BIASING

Lec. Mian Hammad Nazir


Department of Electrical Engineering
CIIT Islamabad
Common-Source Circuit
After

DC Analysis
At VDS > VDS(Sat)

Kirchoffs Voltage around


drain-source loop
`
Load Line and Modes of Operation

 Kirchhoff's Voltage around drain-source loop


 The two end points of the load line are determined in the
usual manner.

If ID = 0, then VDS = 5V
If VDS = 0, then ID = 5/20 = 0.25mA
 If VGS < VTN, ID = 0 m Amp transistor is in cutoff.
 If V GS > VTN and VDS > VDS (Sat) ID > 0 m Amp transistor turns on
and is biased in the saturation region.
 The transition point is the boundary between the saturation
and non-saturation regions and is defined as the point where
VDS =VDS(sat) =VGS −VT N.
Additional MOSFET
Configurations : DC Analysis

Você também pode gostar