Escolar Documentos
Profissional Documentos
Cultura Documentos
DIO-48I/0
INPUT/OUTPUT
INTERFACE BOARD
IMS2760
DIO-48 INPUT I OUTPUT BOARD - II O
DIO-48 Universal TTL and I/O Interface Board for IMS2760 Image System
Introduction
The DIO-48 board is a half size 8bit I B M bus controlled input and output board. The board has 2 82C55A
Programmable Peripheral Interface Chips. These I.C.'s are used to send and receive T T L logic levels.
This is a high performance C M O S device offering 3 major modes of operation. Bus h o l d circuitry o n all I / O ports
together w i t h T T L compatibility.
Purpose
DIO-48 board controls the C - A r m Exposure functions, and C - A r m control panel selection of
image system operations.
DIO-48 board scans the monitor control keyboard for key press.
DIO-48 board controls V i d e o relay switching for monitor displays
DIO-48 board controls the C - A r m signals for Exposure, Snapshot, Pulsed Fluoro, Image Store, Transfer and
C - A r m control panel blocking when image system is i n D S A , A V E , R D M modes. The I / O board also scans the
monitor keyboard for keys pressed to control the image system.
DIO-48 board JO connector controls the V C I board for video relays, monitor sync timing and control signals.
The DIO-48 board bus address must not be changed as software can only find the board on the A T bus if the
correct address is selected on each board. See Figure 8.6 -1 for address switch settings.
N O T E : I / O interrupt request Jumper must be IRQ7 for system interrupt or keyboard w i l l not be recognized and
system w i l l fail to operate, (see Fig. 8.6 -1).
N O T E : The keyboard is no longer interrupt driven from software IMS2760 .Ola version or greater.
Therefore no attachment of the Jumper for IRQ7 is required.
Make sure the Jumper is removed from the board to prevent unwanted interrupt signals.
Functional Description
The DIO-48 is a general purpose T T L interface for the I B M P C / X T and A T Computers (and true compatibles).
The 48 lines are grouped into 6 ports of 8 lines each. Seven 8255 PPI chips supply these digital I / O lines.
Channels may be configured by software as inputs or outputs, i n groups of 8 lines. Also, on board are two 8253
Counter chips w h i c h supply (6), 16-bit counter/timers. A l m h z T T L Oscillator is on board to provide a time
base for the 8253.
(See Figure 8.6 - 2 for block diagram of DIO-48).
There are two user- configured parameters o n the DIO-48; the first being the B A S E I / O address, a n d the second
is the interrupt Request N u m b e r . A s shipped from the factory, the B A S E address is 330H for the I / O board, and
Interrupt number is IRQ7 however the IRQ7 interrupt is not to be used w i t h software version 10B or higher .To
get the system running should not require any jumper changes. (See Fig. 8.6 - 1 for diagram of the default switch
and Jumper settings. In case of difficulty, return the system to its default settings.
Environmental:
Quantity 48
Input logic l o w voltage -.05V m i n . to 0.8V max.
Input logic h i g h voltage 2.0Vmin. to 5.0V max.
Input load current -10 u A min. to +10 u A max.
Output l o w voltage 0.45 V m a x .
Output high voltage 2.4 V m i n .
I / O connectors T w o 26-pin M a l e headers
Note: Digital lines are T T L / D T L compatible and w i l l drive 1 standard (74 Type ) T T L load or 4 (74LS type)
L S T T L loads. A l O K o h m resistor to +5 V D C is Supplied on each digital I / O line p r o v i d i n g C M O S
compatibility.
Quantity 6
Resolution 16 bits
Frequency D C to 2.6 M h z
Input logic l o w voltage -.05V m i n . to 0.8V max.
Input logic h i g h voltage 2.0Vmin. to 5.0V max.
Input load current -10 u A min. to +10 u A max.
Output l o w voltage 0.45 V m a x .
Output h i g h voltage 2.4 V m i n .
I / O connectors T w o 16-pin M a l e headers
The pinouts are identical for each connector (JO and J l ) . Each connector has 24 I / O lines (3 ports), 5 volts and
ground. The i n d i v i d u a l ports are designated A , B, C . Port A has the lowest address. See figure 8.6 - 1 for p i n
orientation.
Copyright 1995 by IMS Corporation. A l l rights reserved. Reproduction or issue to third parties in any form is not permitted without express written
authority of IMS Corporation.
I/O PINOUTS
CONNECTORS
JO AND Jl
PA4 1 2 +5V
PA5 3 4 PA2
PA6 5 6 PA3
PA7 7 8 PA1
PC7 9 10 PA0
PCS 11 12 PC6
PCO 13 14 PC4
PC2 15 16 PCI
PC3 17 18 PB7
PBO 19 20 PB6
PB1 21 22 PB5
PB2 23 24 PB4
PB3 25 26 GND
Enable OSC-ClkO
Enable O S C - C l k l
Enable O S C - C l k 2
not used
A4(16)-| Base
A 5 (32) Address Select
A 6 (64) 640 (280 Hex)
A7 (128)
A 8 (256) Default
A 9 (512)-KOFF = T R U E )
I/O Address
Figure 8.6- 1