Escolar Documentos
Profissional Documentos
Cultura Documentos
Features Description
• High Voltage Types (20V Rating) CD4033BMS consists of a 5 stage Johnson decade counter
and an output decoder which converts the Johnson code to a 7
• Decoded 7 Segment Display Outputs and Ripple
segment decoded output for driving one stage in a numerical
Blanking
display.
• Counter and 7 Segment Decoding in One Package
This device is particularly advantageous in display applications
• Easily Interfaced with 7 Segment Display Types where low power dissipation and/or low package count is
• Fully Static Counter Operation DC to 6MHz (typ.) at VDD = important.
10V A high RESET signal clears the decade counter to its zero
• Ideal for Low-Power Displays count. The counter is advanced one count at the positive clock
signal transition if the CLOCK INHIBIT signal is low. Counter
• “Ripple Blanking” and Lamp Test advancement via the clock line is inhibited when the CLOCK
• 100% Tested for Quiescent Current at 20V INHIBIT signal is high. The CLOCK INHIBIT signal can be used
as a negative-edge clock if the clock line is held high. Antilock
• Standardized Symmetrical Output Characteristics gating is provided on the JOHNSON counter, thus assuring
proper counting sequence. The CARRY-OUT (Cout) signal
• 5V, 10V and 15V Parametric Ratings
completes one cycle every ten CLOCK INPUT cycles and is
• Schmitt-Triggered Clock Inputs used to clock the succeeding decade directly in a multi-decade
counting chain.
• Meets All Requirements of JEDEC Tentative Stan-
dards No. 13B, “Standard Specifications for Descrip- The seven decoded outputs (a, b, c, d, e, f, g) illuminate the
tion of “B” Series CMOS Device’s proper segments in a seven segment display device used for
representing the decimal numbers 0 to 9. The 7 segment out-
Applications puts go high on selection.
1 10 a
7 DECODED OUTPUTS
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. File Number 3301
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-826
CD4033BMS
The CD4033BMS has provisions for automatic blanking of In a purely fractional number the zero immediately preceding
the non-significant zeros in a multi-digit decimal number the decimal point can be displayed by connecting the RBI of
which results in an easily readable display consistent with that stage to a high level voltage (instead of to the RBO of
normal writing practice. For example, the number 0050.0700 the next more-significant-stage). For example: optional zero
in an eight digit display would be displayed as 50.07. Zero → 0.7346. Likewise, the zero in a number such as 763.0 can
suppression on the integer side is obtained by connecting be displayed by connecting the RBI of the CD4033BMS
the RBI terminal of the CD4033BMS associated with the associated with it to a high-level voltage.
most significant digit in the display to a low-level voltage and
Ripple blanking of non-significant zeros provides an appre-
connecting the RBO terminal of that stage to the RBI termi-
ciable savings in display power.
nal of the CD4033BMS in the next-lower significant position
in the display. This procedure is continued for each succeed- The CD4033BMS has a LAMP TEST input which, when con-
ing CD4033BMS on the interger side of the display. nected to a high-level voltage, overrides normal decoder
operation and enables a check to be made on possible dis-
On the fraction side of the display the RBI of the
play malfunctions by putting the seven outputs in the high
CD4033BMS associated with the least significant bit is con-
state.
nected to a low-level voltage and the RBO of that
CD4033BMS is connected to the RBI terminal of the The CD4033BMS are supplied in these 16 lead outline pack-
CD4033BMS in the next more-significant-bit position. Again, ages:
this procedure is continued for all CD4033BMS’s on the frac-
tion side of the display. Braze Seal DIP H4W
Frit Seal DIP H2R
Ceramic Flatpack H6W
Logic Diagram
D Q D Q D Q D Q D Q
CL CL CL CL CL
CL Q CL Q CL Q CL Q CL Q 10
R R R R R a
15*
RESET 12
b
13
c
9
d
1 11
*CLOCK e
CL
*CLOCK
INHIBIT 2 6
f
7
g
3
*RBI 4
RBO
16 VDD a
VDD
8
*ALL INPUTS PROTECTED f g b
BY CMOS INPUT SEGMENT
GND DESIGNATIONS
PROTECTION NETWORK
e c
VSS d
FIGURE 1. CD4033BMS
7-827
Specifications CD4033BMS
Absolute Maximum Ratings Reliability Information
DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . -0.5V to +20V Thermal Resistance . . . . . . . . . . . . . . . . θja θjc
(Voltage Referenced to VSS Terminals) Ceramic DIP and FRIT Package . . . . . 80oC/W 20oC/W
Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V Flatpack Package . . . . . . . . . . . . . . . . 70oC/W 20oC/W
DC Input Current, Any One Input . . . . . . . . . . . . . . . . . . . . . . . .±10mA Maximum Package Power Dissipation (PD) at +125 C o
Operating Temperature Range . . . . . . . . . . . . . . . . -55oC to +125oC For TA = -55oC to +100oC (Package Type D, F, K) . . . . . . 500mW
Package Types D, F, K, H For TA = +100oC to +125oC (Package Type D, F, K) . . . . . Derate
Storage Temperature Range (TSTG) . . . . . . . . . . . -65oC to +150oC Linearity at 12mW/oC to 200mW
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265oC Device Dissipation per Output Transistor . . . . . . . . . . . . . . . 100mW
At Distance 1/16 ± 1/32 Inch (1.59mm ± 0.79mm) from case for For TA = Full Package Temperature Range (All Package Types)
10s Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175oC
LIMITS
GROUP A
PARAMETER SYMBOL CONDITIONS (NOTE 1) SUBGROUPS TEMPERATURE MIN MAX UNITS
Supply Current IDD VDD = 20V, VIN = VDD or GND 1 +25 oC - 10 µA
2 +125oC - 1000 µA
VDD = 18V, VIN = VDD or GND 3 -55oC - 10 µA
Input Leakage Current IIL VIN = VDD or GND VDD = 20 1 +25o C -100 - nA
2 +125oC -1000 - nA
VDD = 18V 3 -55oC -100 - nA
Input Leakage Current IIH VIN = VDD or GND VDD = 20 1 +25oC - 100 nA
2 +125oC - 1000 nA
VDD = 18V 3 -55oC - 100 nA
Output Voltage VOL15 VDD = 15V, No Load 1, 2, 3 +25oC, +125oC, -55oC - 50 mV
Output Voltage VOH15 VDD = 15V, No Load (Note 3) 1, 2, 3 +25oC, +125oC, -55oC 14.95 - V
Output Current (Sink) IOL5 VDD = 5V, VOUT = 0.4V 1 +25oC 0.53 - mA
Output Current (Sink) IOL10 VDD = 10V, VOUT = 0.5V 1 +25oC 1.4 - mA
Output Current (Sink) IOL15 VDD = 15V, VOUT = 1.5V 1 +25oC 3.5 - mA
Output Current (Source) IOH5A VDD = 5V, VOUT = 4.6V 1 +25oC - -0.53 mA
Output Current (Source) IOH5B VDD = 5V, VOUT = 2.5V 1 +25oC - -1.8 mA
Output Current (Source) IOH10 VDD = 10V, VOUT = 9.5V 1 +25oC - -1.4 mA
Output Current (Source) IOH15 VDD = 15V, VOUT = 13.5V 1 +25oC - -3.5 mA
N Threshold Voltage VNTH VDD = 10V, ISS = -10µA 1 +25oC -2.8 -0.7 V
P Threshold Voltage VPTH VSS = 0V, IDD = 10µA 1 +25oC 0.7 2.8 V
Functional F VDD = 2.8V, VIN = VDD or GND 7 +25oC VOH > VOL < V
VDD/2 VDD/2
VDD = 20V, VIN = VDD or GND 7 +25oC
VDD = 18V, VIN = VDD or GND 8A +125oC
VDD = 3V, VIN = VDD or GND 8B -55oC
Input Voltage Low VIL VDD = 5V, VOH > 4.5V, VOL < 0.5V 1, 2, 3 +25oC, +125oC, -55oC - 1.5 V
(Note 2)
Input Voltage High VIH VDD = 5V, VOH > 4.5V, VOL < 0.5V 1, 2, 3 +25oC, +125oC, -55oC 3.5 - V
(Note 2)
Input Voltage Low VIL VDD = 15V, VOH > 13.5V, 1, 2, 3 +25oC, +125oC, -55oC - 4 V
(Note 2) VOL < 1.5V
Input Voltage High VIH VDD = 15V, VOH > 13.5V, 1, 2, 3 +25oC, +125oC, -55oC 11 - V
(Note 2) VOL < 1.5V
NOTES: 1. All voltages referenced to device GND, 100% testing being 3. For accuracy, voltage is measured differentially to VDD. Limit
implemented. is 0.050V max.
2. Go/No Go test with limits applied to inputs.
7-828
Specifications CD4033BMS
LIMITS
GROUP A
PARAMETER SYMBOL CONDITIONS (NOTE 1, 2) SUBGROUPS TEMPERATURE MIN MAX UNITS
Propagation Delay TPHL1 VDD = 5V, VIN = VDD or GND 9 +25oC - 500 ns
Clock To Carry Out TPLH1
10, 11 +125oC, -55oC - 675 ns
Propagation Delay TPHL2 VDD = 5V, VIN = VDD or GND 9 +25oC - 700 ns
Clock To Decode Out TPLH2
10, 11 +125oC, -55oC - 945 ns
Propagation Delay TPLH3 VDD = 5V, VIN = VDD or GND 9 +25oC - 550 ns
Reset To Carry Out
10, 11 +125oC, -55oC - 743 ns
Propagation Delay TPHL4 VDD = 5V, VIN = VDD or GND 9 +25oC - 600 ns
Reset To Decode Out TPLH4
10, 11 +125oC, -55oC - 810 ns
Transition Time TTHL VDD = 5V, VIN = VDD or GND 9 +25oC - 200 ns
TTLH
10, 11 +125oC, -55oC - 270 ns
Maximum Clock Input FCL VDD = 5V, VIN = VDD or GND 9 +25oC 2.5 - MHz
Frequency
10, 11 +125oC, -55oC 1.85 - MHz
NOTES:
1. VDD = 5V, CL = 50pF, RL = 200K
2. -55oC and +125oC limits guaranteed, 100% testing being implemented.
7-829
Specifications CD4033BMS
7-830
Specifications CD4033BMS
7-831
Specifications CD4033BMS
Timing Diagram
CLOCK
RESET R
CLOCK
INHIBIT CL
CL
LAMP p
TEST p Q
RBI D
n
COUT n Q
(CLOCK ÷ 10)
CL CL CL
a CL
b p p
D Q
c n n
d CL Q ≡
e CL CL
R
CL
f
g CL CL
RBO
0 1 234 5 6 78 9 0 1 8 4 56 7 8 9 12
7-832
CD4033BMS
30 15.0
GATE-TO-SOURCE VOLTAGE (VGS) = 15V
GATE-TO-SOURCE VOLTAGE (VGS) = 15V
25 12.5
20 10.0
10V
15 7.5
10V
10 5.0
5 2.5
5V 5V
0 5 10 15 0 5 10 15
DRAIN-TO-SOURCE VOLTAGE (VDS) (V) DRAIN-TO-SOURCE VOLTAGE (VDS) (V)
FIGURE 4. TYPICAL N-CHANNEL OUTPUT LOW (SINK) FIGURE 5. MINIMUM N-CHANNEL OUTPUT LOW (SINK)
CURRENT CHARACTERISTICS CURRENT CHARACTERISTICS
-10 -5
-15
-10V -10V
-20 -10
-25
-15V -15V
-30 -15
FIGURE 6. TYPICAL P-CHANNEL OUTPUT HIGH (SOURCE) FIGURE 7. MINIMUM P-CHANNEL OUTPUT HIGH (SOURCE)
CURRENT CHARACTERISTICS CURRENT CHARACTERISTICS
PROPAGATION DELAY TIME (tPLH, tPHL) (µs)
600 300
SUPPLY VOLTAGE (VDD) = 5V
10V
200 100
10V
15V
15V
0 20 40 60 80 100 0 20 40 60 80 100
LOAD CAPACITANCE (CL) (pF) LOAD CAPACITANCE (CL) (pF)
FIGURE 8. TYPICAL PROPAGATION DELAY TIME AS A FIGURE 9. TYPICAL PROPAGATION DELAY TIME AS A
FUNCTION OF LOAD CAPACITANCE FOR FUNCTION OF LOAD CAPACITANCE FOR
DECODED OUTPUTS CARRY-OUT OUTPUTS
7-833
CD4033BMS
2
10V
103
10 8 10V
6
4
15V
2
102
5 8
6
4
2 (CL) = 15pF
LOAD CAPACITANCE (CL) = 50pF
10
2 4 68 2 4 68 2 4 68 2 4 68 2 4 68
0 2 4 6 8 10 12 14 16 1 10 102 103 104 105
SUPPLY VOLTAGE (VDD) (V) INPUT PULSE FREQUENCY (fCL) (MHz)
FIGURE 10. TYPICAL MAXIMUM CLOCK INPUT FREQUENCY FIGURE 11. TYPICAL POWER DISSIPATION AS A FUNCTION
AS A FUNCTION OF SUPPLY VOLTAGE OF CLOCK INPUT FREQUENCY
VDD
1/7 CA3082
MONSANTO MAN 3 MONSANTO MAN 1 OR EQUIVALENT
OR EQUIVALENT VDD OR EQUIVALENT
(LOW POWER) MAN 1
IB 1/7 CA3082 R
VDD A
OR EQUIVALENT VDD
A R
A
A MAN 3 IF
CD4033BMS CD4033BMS A IB
CLOCK R CLOCK
7 A
INHIBIT INHIBIT 7
SEGMENTS SEGMENTS
RESET RESET
IB IF
R
G G
G
G R
VSS
G VSS
R IB
G
VDD ≥ 3.5V VDD 5V (MIN)
IF ≈ 5mA/SEGMENT IB 0.4mA
100% DUTY CYCLE IF 12mA/Seg.(100% DUTY CYCLE)
VP - VBE - VF(LED) bdc(MIN) 30
R= WHERE VP = INPUT PULSE VCE(SAT) £ 0.5V
ILED
VF = FORWARD DROP VDD - VCE(sat)-VF(LED)
R=
ACROSS DIODE ILED
WHERE VF = FORWARD DROP ACROSS DIODE
7-834
CD4033BMS
VT ª 170V DC VDD
VDD 1 OF 7
SEGMENTS
CD4033BMS CD4033BMS
CLOCK CLOCK
7
INHIBIT
SEGMENTS INHIBIT
13.5V 7
RESET
LOGIC RESET SEGMENTS
VOLTAGE
VSS d
e c
f b
VSS g a
≈ 4.5V
1.6V
WITH VON = 18V MEDIUM BRIGHTNESS AC OR DC
NEON READOUT (NIXIE TUBE**) IN LOW AMBIENT LIGHT BACKGROUND
1. Alco Electronics - MG19 WILL RESULT. THE POINT OF NO
2. Burroughs - B5971, B7971, B8971 NOTICEABLE GLOW IS VOFF ≈ 4.5V
7-835
CD4033BMS
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
836
This datasheet has been downloaded from:
www.DatasheetCatalog.com