Você está na página 1de 19

Project 3

PFC Rectifier Design

1 R
LS IL IO RCS + 1
Vg
VL VO

EECS 267B: Industrial & Power Electronics,


Spring 2005
Professor K. Smedley

Marc Davis-Marsh student


Ethan Matthes student

1
TABLE OF CONTENTS

Problem Statement .......................................................................................................................... 3

Requirement 1 – Chip Information .............................................................................................. 4


Datasheet........................................................................................................................................... 4
Requirement Confirmation ............................................................................................................... 4

Requirement 2 – Open Loop Design........................................................................................... 6


Calculations....................................................................................................................................... 6
Open-loop Simulations ..................................................................................................................... 8
Total Harmonic Distortion (THD) & Power Factor (PF) ............................................................. 9

Requirement 3 – Closed-loop Design....................................................................................... 10


Large-signal Switching Flow Graph............................................................................................... 10
PI Controller.................................................................................................................................... 10
Simulation and Analysis ................................................................................................................. 11
Boundary Checks ........................................................................................................................ 11
Typical Input Voltages................................................................................................................ 12
Step Response to Load Change................................................................................................... 14

Requirement 4 – Documentation ............................................................................................... 15


Schematic........................................................................................................................................ 15
Bill of Material (BOM)................................................................................................................... 16

Conclusion....................................................................................................................................... 17

Appendix .......................................................................................................................................... 18
Open-loop Matlab code................................................................................................................... 18
Closed-loop Matlab Code ............................................................................................................... 19

2
Problem Statement

Requirement 1 – Chip Information


Find the IR new IC chip information for PFC from the web. Document your findings.

Requirement 2 – Open-loop Design


Use the above information to perform open loop design a rectifier with the following design
specifications:
• Ac line range 85-264V
• Switching frequency 130 kHz.
• Output voltage 377VDC
• Maximum output power 300W
• Minimum load required 10%
• Power factor 0.99
• THD <5% at full load.
• L = 2.2mH
• C = 330µF
Design the circuit using IR MOSFET and diodes and Digikey components.

Requirement 3 – Closed-loop Design


• Use switching flow graph to build a large signal model for the rectifier.
• The output voltage is regulated at +/-1% around 377V. Configure a PI controller.
• Simulate the circuit. Show the waveform of the input voltage and current, output voltage and
current for 110V ac input and 220V ac input. Show transient for load step response from
10%-100% and vice versa.

Requirement 4 – Documentation
Draw complete schematics. Provide a complete BOM (bill of materials).

3
Requirement 1 – Chip Information
Find the IR new IC chip information for PFC from the web. Document your findings.

Datasheet
The new Power Factor Correcting (PFC) IR1150 chip’s datasheet (No. PD60230) is available online at
the manufacturer’s web site: http://www.irf.com/product-info/datasheets/data/ir1150.pdf

This new chip, part number IR1150 is available for purchase online through Digikey
(www.digikey.com) under catalog number IR1150SCT-ND at unit price $3.45 USD. It appears that the
part is available only in the SOIC-8 package.

Requirement Confirmation
The following pin-out and frequency curve were borrowed from the product datasheet.

4
Switching Frequency Range: 50kHz ≤ f S ≤ 200kHz . Desired: 130kHz
A programming resistor of approximately 62kΩ is used to achieve the desired switching frequency.

The next figure also borrowed from the datasheet shows Current Sense DC Gain over temperature range.

At room temperature 25°C, we can expect a dc gain of approximately 2.53 from the current sensor.

Timing, layout, thermal management, and reliability are beyond the scope of this project.

5
Requirement 2 – Open Loop Design
Use the above information to perform open loop design of a rectifier with the following design
specifications:
• Ac line range 85-264V
• Switching frequency 130 kHz.
• Output voltage 377VDC
• Maximum output power 300W
• Minimum load required 10%
• Power factor 0.99
• THD <5% at full load
• L = 2.2mH
• C = 330µF.
Design the circuit using IR MOSFET and diodes and Digikey components.

Calculations
(377V ) 2
The maximum rated load RRated = = 473.7Ω
300W
The minimum load for CCM: Rmin = 4737.6Ω
Vg Vg
Boost Converter characteristics: V = ⇒ D = 1− . Since 85V < Vg < 264V, it follows that
D' V
0.289 < D < 0.774.

Rmin K crit
The Boost CCM/DCM boundary condition is Kcrit = D(1-D)2. This requires L >
2 fS

Using the first-derivative test, we predict Kcrit is maximum at D = 0.33 (Kcrit = 0.148).

(4737.6Ω)(0.148)
L> ⇒ L > 2.7 mH .
2(130000 Hz )

This inductance is required to keep the converter in CCM for 10% < Load < Rated. Thus the required
inductance L = 2.2mH will allow the converter to operate in DCM for some light loads.

Predicted inductor current ripple (with Vg = 85V), ∆I = 0.115 A


Predicted rated load output voltage ripple, ∆V = 0.718%

6
Open-loop Simulink Model

All model parameters are specified in the M-file (appendix).

7
Open-loop Simulations

We verified that open-loop works for this typical case as well as for the boundary inputs: 85V and 264V.
More cases are shown in the closed-loop section.

8
Total Harmonic Distortion (THD) & Power Factor (PF)

The above figure shows the FFT of the inductor current. This was used to approximate THD and PF of
the input current. Harmonics beyond n = 7 are negligible.

Harmonic Power Spectral Density


3 0.028
5 0.013
7 0.0071


7 2
THD = n =3
In = ( 0 . 028 ) 2 + ( 0 .013 ) 2 + ( 0 .0071 ) 2 = 0 .0317 ⇒ THD = 3 .17 %

1
Distortion Factor = = 0.9995
1 + THD 2
Assuming negligible phase difference between input voltage and input current,
1 1
PF = cos(θ ) ≈ = 0.9995 , which meets the specification.
1 + THD 2
1 + THD 2

9
Requirement 3 – Closed-loop Design
Large-signal Switching Flow Graph
Use switching flow graph to build a large signal model for the rectifier.

1 R
LS IL IO RCS + 1
Vg
VL VO

PI Controller
The output voltage is regulated at +/- 1% around 377V. Configure a PI controller.
Using the Simulink software, a PI controller was designed with the following transfer function:
⎛ 3000 ⎞
c( s) = 60⎜1 + ⎟
⎝ s ⎠
It was determined that the best response was found when the current sensing loop had a gain of
approximately 5% of the output voltage loop gain. This can be implemented using op amps in the
following configuration:

R2 ⎛ 1 ⎞
c( s ) = ⎜⎜1 + ⎟
R1 ⎝ R3 C1 s ⎟⎠

Final component selection can be found in the Bill of Materials

10
Simulation and Analysis
Simulate the circuit. Show the waveform of the input voltage and current, output voltage and current for
110V ac input and 220V ac input. Show transient for load step response from 10%-100% and vice
versa.

Closed-loop Simulink Model

All model parameters are specified in the M-file (appendix).

Boundary Checks

The above two figures show the steady-state output voltage corresponding to the lower and upper input
voltage (Vg) limits. This shows ripple specifications are met.

11
Typical Input Voltages
Vg = 110Vrms
Input Voltage, Vg = 110Vrms Input Current, ig

The figure above-right shows there are no current spikes. However, keep in mind this figure actually
shows inductor and not input current directly.

Output Voltage corresponding to 110Vrms input Output Current corresponding to 110Vrms input

ƒ The above-left figure shows that output voltage is regulated within +/- 1% of the target,
V = 377V.
ƒ The above-right figure shows the output current.

12
Vg = 220Vrms
Input Voltage, Vg = 220Vrms Input Current, ig

The figure above-right shows there are no current spikes. However, keep in mind this figure actually
shows inductor and not input current directly. We note the closed-loop ig is more sinusoidal with less
ripple.

Output Voltage corresponding to 220Vrms input Output Current corresponding to 220Vrms input

ƒ The above-left figure shows that after higher overshoot (and faster settling time), the output
voltage is regulated within +/- 1% of the target, V = 377V.
ƒ The above-right figure shows the output current. The closed-loop output current looks more
regular.

13
Step Response to Load Change

At typical value, Vg = 110Vrms


Output voltage: 10% Æ 100% Load Output voltage: 100% Æ 10% Load

ƒ Above-left: As the current is increased with the step load change, the output voltage drops, but then
corrects within 0.05 seconds. However, voltage ripple is increased.
ƒ Above-right: As the current is decreased with the step load change, the output voltage raises, but then
corrects within 0.05 seconds. However, voltage ripple is decreased.

At typical value, Vg = 220Vrms


Output voltage: 10% Æ 100% Load Output voltage: 100% Æ 10% Load

ƒ The output voltage responds similarly to the 110Vrms case.

14
Requirement 4 – Documentation
Draw complete schematics. Provide a complete BOM (bill of materials).

Schematic

15
Bill of Material (BOM)
Location Description Package QTY Digikey number
Power Stage
U3 OCC PFC Chip SOIC-8 1 IR1150SCT-ND
R1 62K Resistor (timing) SMD 1 311-62KFDKR-ND
Q1 HEX/MOS NCH 800V D2PAK 1 IRFBE30STRL-ND
4.1A LEFT D2PAK
D2 DIODE HYPERFAST D2PAK 1 8ETX06S-ND
600V 8A D2PAK
C1 CAPACITOR 330UF Radial 1 P7459-ND
500V ELECT TSUP
Rsense Current Sense Resistor, Thru Hole 1 13FR100-ND
0.10Ω, 3W
R14 Current Sense Resistor, SMD 1 311-100FCT-ND
100Ω, 1/4W 1206
C4 Current Sense Capacitor, SMD 1 PCC102BCT-ND
1000pF, 50V 1206
R12 2.7Ω Resistor SMD 1 311-2.70FCT-ND
D1 RECT BRIDGE GPP Thru Hole 1 GBU806DI-ND
600V 8A GBU
Magnetic Parts for Inductor L1
Core OP42213-UG core 1
Bobbin B-2213 bobbin 1
Clamp PC-2213 clamp 1
22 AWG winding wire wire enough
PI Control Section
R3 71.5KΩ Resistor SMD 1 311-71.5KFDKR-ND
R8 62KΩ Resistor SMD 1 311-62KFDKR-ND
R6,R7,R2 1KΩ Resistor SMD 1 311-1KFDKR-ND
C2 4700 pF Capacitor 0402 1 311-1039-1-ND
U1,U2 Quad Opamp SOIC-14 1 MAX4020ESD-ND
Feedback Network
Rf1 RES 1.00M OHM 1/4W SMD 1 311-1.00MFCT-ND
1% 1206 SMD
Rf2 RES 10.0K OHM 1/4W SMD 1 311-10.0KFRCT-ND
1% 1206 SMD

16
Conclusion
The design of a boost converter with an output voltage of 377 volts that performed power factor
correction was completed using Matlab as a design tool. All design specifications were satisfied.

The converter was studied in both open-loop and closed-loop configurations. It performed within
specifications at both the boundary conditions and at the typical input voltages of 110 and 220 VRMS.
The output voltage ripple was smaller with the closed-loop design, and didn’t require direct control of
the duty cycle. The reduction in ripple is due in part to the performance of the designed PI controller.

The entire control circuit was implemented with very few parts due to the inclusion of the OCC PFC
chip from International Rectifier. The results of our simulations included some simplifications. These
simplifications include the assumption of zero phase shift between the input current and voltage. Our
project also excluded thermal management, component parasitic factors, over-voltage and current
protection circuits, and PCB layout. With this in mind the design is still quite functional and could
easily be extended to include these factors.

17
Appendix
Open-loop Matlab code
% param_open.m
clear all;
clc;

%Boost Parameters
Vg = 200;
R = 473;
C = 330e-6;
L = 2.23e-3;
Rs = .05;
% Control Parameters
Pcon = 60; % proportional control
Pcon2 = Pcon*.05; % P control for ig loop
Icon = 3000; % Integral control constant
Dcon = 0; % No derivative control

% Simulate Boost Model


sim('U:\Power\Boost\Matlab_Sims\boost_pfc_open.mdl')

%Plot Output Respose


figure(1)
plot(t,Vout)
% Plot Duty Cycle
figure(2)
plot(t,io)
% Plot Duty Cycle
%figure(3)
%plot(t,d)
%Last Value
[w,l]=size(Vout);
Vout(w)
% Plot Power
figure(4)
plot(t,vin.*igrs)

% Plot FFT Stuff

figure(5)
% Solve FFT and take 256 Samples
Y = fft(Vout,256);
% Remove first Component which is just the sum of all the other components
Y(1)=[];
%The complex magnitude squared of Y is called the power,
% and a plot of power versus frequency is a "periodogram".
m=length(igrs);
n=length(Y);
% Determine the "power" associated with the signal
power = Y.*conj(Y)/256;
% Determine your frequencies to plot with
% M is the number of samples of the initial signal
% N is the number of samples in the transformed signal
% (0:127) is a vector with half the number of samples than the FFT
% Since the negative half of the fft mirrors the positive half
f = (2*pi*m)/(n)*(0:127);

plot(f,power(1:128))
title('Power spectral density')
xlabel('Frequency (Hz)')

%Plot Vin and Ig on the same plot


%w=length(vin);
%figure(6)
%plot(t(w/2:w),vin(w/2:w))
%hold on;
%plot(t(w/2:w),igrs(w/2:w))
%hold off;

18
Closed-loop Matlab Code
% param_step.m
clc;
clear all;

%Boost Parameters
Vg = 200;
R = 473;
C = 330e-6;
L = 2.23e-3;
Rs = .1;
% Control Parameters
Pcon = 60; % proportional control
Pcon2 = Pcon*.5; % P control for ig loop
Icon = 3000; % Integral control constant
Dcon = 0; % No derivative control

% Simulate Boost Model


sim('U:\Power\Boost\Matlab_Sims\boost_pfc_step.mdl')

%Plot Output Respose


figure(1)
plot(t,Vout)
% Plot Duty Cycle
figure(2)
plot(t,io)
% Plot Duty Cycle
%figure(3)
%plot(t,d)
%Last Value
[w,l]=size(Vout);
Vout(w)
% Plot Power
%figure(4)
%plot(t,vin.*igrs)

% Plot FFT Stuff

%figure(5)
% Solve FFT and take 256 Samples
Y = fft(Vout,256);
% Remove first Component which is just the sum of all the other components
Y(1)=[];
%The complex magnitude squared of Y is called the power,
% and a plot of power versus frequency is a "periodogram".
m=length(igrs);
n=length(Y);
% Determine the "power" associated with the signal
power = Y.*conj(Y)/256;
% Determine your frequencies to plot with
% M is the number of samples of the initial signal
% N is the number of samples in the transformed signal
% (0:127) is a vector with half the number of samples than the FFT
% Since the negative half of the fft mirrors the positive half
f = (2*pi*m)/(n)*(0:127);

%plot(f,power(1:128))
%title('Power spectral density')
%xlabel('Frequency (Hz)')

%Plot Vin and Ig on the same plot


%w=length(vin);
%figure(6)
%plot(t(w/2:w),vin(w/2:w))
%hold on;
%plot(t(w/2:w),igrs(w/2:w))
%hold off;

19

Você também pode gostar