Escolar Documentos
Profissional Documentos
Cultura Documentos
VLSI
Design
Automation
Sina Balkir
Günhan Dündar
A. Selçuk Öğrenci
CRC PR E S S
Boca Raton London New York Washington, D.C.
Balkir, Sina
Analog VSLI design automation / Sina Balkir, Günhan Dündar, A. Selçuk Ögrenci.
p. cm. (VSLI circuits series)
Includes bibliographical references and index.
ISBN 0-8493-1090-3
1. Integrated circuits--Very large scale integration--Design and construction. I. Dündar,
Günhan, 1959- II. Ögrenci, A. Selçuk (Arif Selçuk) III. Title. IV. Series.
TK7874.75.B35 2003
621.39’5—dc21 2003046211
This book contains information obtained from authentic and highly regarded sources. Reprinted material
is quoted with permission, and sources are indicated. A wide variety of references are listed. Reasonable
efforts have been made to publish reliable data and information, but the author and the publisher cannot
assume responsibility for the validity of all materials or for the consequences of their use.
Neither this book nor any part may be reproduced or transmitted in any form or by any means, electronic
or mechanical, including photocopying, microfilming, and recording, or by any information storage or
retrieval system, without prior permission in writing from the publisher.
The consent of CRC Press LLC does not extend to copying for general distribution, for promotion, for
creating new works, or for resale. Specific permission must be obtained in writing from CRC Press LLC
for such copying.
Direct all inquiries to CRC Press LLC, 2000 N.W. Corporate Blvd., Boca Raton, Florida 33431.
Trademark Notice: Product or corporate names may be trademarks or registered trademarks, and are
used only for identification and explanation, without intent to infringe.
PUBLISHED TITLES
PSPICE and MATLAB® for Electronics: An Integrated Approach,
John O. Attia
VLSI Design,
M. Michael Vai
!"#
#$
%
&'
(
#)*)) #*
$
$
!"#
+
+ ,
+
Æ
- +
!"#
. +
/
0
-
;# %
% ;B:<
D
@ EFGH
C# $A
%
% / D %
EFGF EFF4
; 0 EFF4 0 EFFG
A %
%
% ;B:<
D)
A %
% D /)"
D#0
0A !"#
0 !"#
A
0 -
$ 0
$
@ EF7F
;# C# ;B:<
D
@ EFGF
EFFE
$A I $
)
/ J EFF& %
% #
EFF5
;B:<
D
;)
0 EFF5 A
EFF6 /
/ 0
; # 4''4 C 4''& %$-"
#:
;B:<
D
)
0A !"#
/ / !"#
A
;# %
%
% C
C# $A %
)
%
% ;B:<
D
@
EFF4 EFF6 EFFF
- EFF4 EFFF
)
%
%
A > D
@
0 A 0 / 0 /
/
EE J)
4
E4 0
5
E&
6
E5 $ . F
E6 0 3
E7
E7 ?
EH
EH 0A EG
4E #) 45
44
4G
4& A 4F
45 D
; # &'
46
)
&E
47 ; # A1 + &&
4H 0 3
&6
4G -
&7
4F -3
&F
4E' 1
¼
3
5'
4EE 5'
4E4 5E
4E& #
5&
4E5
56
4E6 0//
5F
4E7 - ) 6'
4EH
6&
4EG
65
4EF A
+
67
44' 0A
74
44E - 0A 7&
444 ? 0A 7H
44&
K65L 7G
445 $
CA0 HE
446 * HH
&E
)
:)
GH
!
"
#
!
$% &
'
%&(
)
%&
!
$
*
$
)
$+
, !
,
! -
% ! .
/
'%!./(
$+
+
,
0
1$
-
$
,
2 !
$
+
+
+
! $-
3.
4
3.
4
$
+
,
*
)
-
! 5
-
Æ
&
*
!
© 2003 by CRC Press LLC
Behavioral Domain Structural Domain
Cells
Physical Domain
3.
4
!
*
-
-
%& !
67
6
7
!
% $$-
8
&
%
'&%(
$
*
'
(
-
*
&
3$9
$
'39
(
39
*
*
: %;&
:%) - :9) -
&;%
+
2
! .
%
&
%
'%&%(
+
-
2
!
, $
+
!
*
$$$
+
,
,
+
!
;
% - ; -
- !
-
+
!
+$
!
3
'3
( + %;&
%
> >- 3
+
$ %;&
$
%
> >-
$
%& -
3
<
,
,
3
?
- %
-
%
%&
:
@A !
2
-
%&
+
!
4 -
$
+
! $
$ --
System
Concept
System Simulation
Design Verification
Architectural Simulation
Design Verification
Backtracking and redesign
Forward Progress
Cell Simulation
Design Verification
Cell Simulation
Layout Verification
System Simulation
Layout Verification
Fabrication
Testing
Level i
Topology
Selection Redesign Verification
Specification
Translation
Extraction
Verification Layout
Generation
Level i+1
!
!
+
! %&%
, *
,
*
9
5 -
%&%
!
-
#&E= - %#&E F#&E$%)3 + $
%
-
+
-
!
* 3.
4
9
+
%&%
*
!
%&%
-
%
3$
2
!
9
*
*
' (
' (
% +
-
*
4
$
#
9
&
! 3.
4
!
$
:
0
+
*
#
3.
4
*
%
%&%
0
%
0
!
0
-
$ -
0
#
0
$
0
H 90
*
0
*
0
0 %
0
$ 5
%&%
0
+
< -
E
*
%&%
$
!
5
.
+
#
0
!
0
#
Æ
.
$
-
!
-
Æ )
$ $
%
? -
9
%&%
+
-
%
$
>
! +
-
%
+
-$
!
;
0
0
! 0
*
$
&
*
%
*
$
9
-
+
9
-
%
+
+
+$
! %)/4
$
+
! 0
*
!
!
0
,
-
%
*
!
,
?
Behavioral Specifications
Performance
System Level
Estimator
Simulator
Layout
Advisor
Circuit
Layout Level
Extractor
Synthesized System
"
#
$
!
FE3
5 -
? ! + - $
- -
+
6- 7
%
$
#
#
$
-
%&% ,
% -
$ ! 3
$
¯
0
*
; $
- ! *
$
-
-
F#&E$%)3
¯
-
¯ " - +
-
%
%&%
%&%
=
! $
0 $+
*
$00
%
!
- $
% 0
-
'3%(
-
%
-
8
4
'43( 2 !
-
+
9
%
<
%
$
&
0
&
#
&
!
0
> *
0
!
$00
%
!
3.
4
%
!
%
+
+
!
2
0
! $
3.
4
!
'%E/( $
"
%
$
$
%E/
$
!
%E/
$
!
%E/
+
!
-
*
!
0
$
%&% !
42
-
-
-
%
*
!
-
$
- .
- -
$
$
2$
!
-
$
.
-
9!%
-
$
!
,
,
2
!
$
-
!
%&%
- ! + "
+ !
- !
"
%&
" # $% &
3
+
$
# 5
3
+
Æ
! 3.
4
+
*
*
*
*
K
,
+
+
+
@A
* ' (
*
2
#
*
$ $
$
$
+
*
+ %
-
*
-
9 0
@A 0
0
3
90
3
+
$
@BA
@GA ! $
3
+
' ( (")
>
-
2
- $
#
0
*
)
>
$
-
-
S S
4 1 C 5 1
A
S S
3 2 6 2
C C + - C C
H D B F
- +
Vout
S C S S
10 G 2 2 C
C 7 2
Vin 2
S 1 S 1 S 1
9 1 8
%
&'
@HA &
- -
+
% $
-
B #
!
+
K
-
! +
-
2
5
=
B
#
INPUTS
OUTPUTS
(
'
'
)
-
@A !
-
Æ
! 5
-
$
!
!
0
* $
$
)
0
2
@A
2
- 3
@A
-
%
2
@A @<A
-
%&%
,
$
0
)
-
%
2
%&
-
%&
="
,
C$D
!
G ,
/;
H
C$D
-#0
*
+
!
2
0 %&
%
%& *
@?A
!
%&
%&
9
0
0
2
% 0
$
F+
;
+
0 %&% ,
!
-
0 J
,
> $
<
$
0
!
5
?
4
-
+
0 !
$2
B
-
@A /
/
:
:
$
$
H< HH
@A F
. / %)/4$%
)93
<G
@<A F
L & )
#
: L ! *
0$
+
-
HB H H
@?A % L 3
.
!+- ) % $ +
$
!
"
#
$
% &
'
(
"
)
"
*#
"
%+
© 2003 by CRC Press LLC
%,
+
Read in System
Specifications
Calculate Final
Circuit
Specifications
Block Circuit
Diagram Specification
4
$ 5
4
5
4
67&
) 8 9
.$
: 8 9
: 8 9
: 8 9
8%9
"
"
Æ
.
)
. /
;<
;;; )
. ;;;
4
;
;;; = 7
7
& $
#
D&
"
6
4 %% 4 % >"
' ( '
(
"
&
Æ
#
%
&
)
?
Block #2
Output Block 2
Section
Block #1
Output
Section Block 1
Generalized
-
V Block
Encapsulating
the Two Blocks
8 9 : 8
9
:
8 98% 9
: 89 G 8%9 G
Strength(beta,Vover,lambda)
Strength(beta,Vover,lambda)
!
"
#
Subblock:
Current Mirror
Subblock:
Common Source
Subblock:
Differential Pair
Subblock:
Current Mirror
$
%
Vg
I
d
&
#
,
.
"
: & 8 9
8%+9
: 8 9
:
G
& "
"
7
M4 M3
M2 M1
)
% "*
+
4
"
"
*# "
"
-
"
!
"
/ )
)
& . .
) >
%; @EA 7
)
&
7 "
@<A
) &
Æ
&
. "
)
6 &
7 @HA
&
&
) @;A @A
) / @;A @A
&
.
"
-"
@HA
B
" .
& .
)
/
/
@HLA
. 84 %E9 4 2
! - G ! - G !
8- 9 :
. - G . - G .
! : / 8 0 9
! :
/ / 8 0 9 G / @0 8 0 9$ A
! :
/ / 0 / $ 0
. : G / 8 0 9
. :
/ / 8 0 9 8$ G $ 9 G / @0 8 0 9$ A
. :
/ / 0 G $ $ / $ 0
S S
4 1 C 5 1
A
S S
3 2 6 2
C C + - C C
H D B F
- +
Vout
S C S S
10 G 2 2 C
C 7 2
Vin 2
S 1 S 1 S 1
9 1 8
,
' -
SC
Specifications
First Stage
Optimizer
Yes
Increment
Order?
No
Second Stage
Optimizer
No
Current Order
Optimum?
Yes
.
/ # #
#
3 3
2
-
#
3
#
*
#
-
#
1 /# #
#
/
1
x1
w2
x2
Activation y
wn
xn
w0
bias
!
4
5
6 8
)
9 8%<9
HIDDEN LAYER
bias bias
INPUTS
OUTPUTS
$
#
#
) 6 # 5/-> K ///
"
8&0/
> 9
#
@+2A
current output
Multiplier
INPUTS
as Multiplier Sigmoid
voltage OUTPUT
differences
OPAMP
Multiplier
&
'66
)
/
#
8 ' %9
%
Æ >.
% %% : ' : ,
$
: % :
%O
8%+9
+,
,
#
#
#
.
#
#
#
%) *
+
78 9
1
4 Q7K
"
7
"
"
"
$
K !
%3
8
; 9 ' R (
2
" #
+
!% 9
9
1
4 +
+;M
%E
@,3A
5T& @,EA 7 &T& @,<A
" @+<A @,HA
) %;
@2;A !
"
)
*#
&
"
0B /
"
!
>
#
User specs,
Resolution, speed
Topology Selection
Comp. specs, Opamp specs, Switch specs, Comp. specs, Opamp specs, Switch specs,
Voffset, speed gain, speed error, speed Voffset, speed gain, speed error, speed
Comp. Designer Opamp Designer Switch Designer Comp. Designer Opamp Designer Switch Designer
Comp. Circuit Opamp Circuit Switch Circuit Comp. Circuit Opamp Circuit Switch Circuit
3
'":
0
; : ,
8%<9
; ;
.
n
R 2 -1
L
n
R 2 -2
L
R
n
2 -3
L Encoder
} n- bit
Digital
Output
R 1
L
}
}
R n n
2 -1 2 -1
Comparators Latches
# '":
"
;E 0
$
'
: 8%H9
/
$
:' %
8%%;9
%
Output Register
Vin +
S G S/H
Vo
-
Ni -bit Ni-bit
FlashADC DAC
'":
#
P
"
4
.
#
!
"
/
#
P 86#
9 )
?
8&* 9 #
4 %%+
#
6#
P K
"
6#
&*
D
6#
6#
#
8& #
9 #
8& 9
@2A
#
Ni- bit
MDAC
n-1 -
2 C 2C C C
+
Vin
- +
Vref
Ni- bit
Output Digital Flash
Correction Logic
- +
!
#
/
;&$<
@2A &
@2%L2,A
#
/
4 & /
.)
.
: G
8%%E9
: G
: < 8%+9
"
#
P .
#
#
Output Register
Vin +
S G S/H
Vo
-
Ni -bit Ni-bit Ni bit MDAC
FlashADC DAC
$
9
#
/# ="':
/ 4 %%, 6#
#
&
6#
4 %%+
6#
6#
$
D
8
& #
6#
" 9
6#
G
!"#
G !"#
G G !"#
8%+,9
6#
P &* 8
6#
9
8 9
>. %+,
K6&
!"#
&* 6#
@2+A . 6#
!"#
: , G , G ,
!"# 8%+29
67&
67&
. 6#
"
" $
%
!"# :5 G 8,% $ G ,% 9
%& 8%+39
!"#
6#
>. 8%+<9
#
%
; ; !"# G ;(
G ;) G ;
8%,%9
:
!"# G
G
) G
8%,E9
!"# $ " G5
#
"
) 8%,<9
*
6#
8 7 9
6#
:
G
G
8%,H9
"
"
!
: 8 4 G 9
) (( 8%2;9
) !
!
!
!
"
.
K 6
K 6
4
4
)
.
& 6#
>
)
.
& )
/
@2HA
I
)
"
%
4 %%2
'+++++%%( >
@2A
;
; #
@2+A
.
"
7RWDOFRVW
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33
Configuration number
&
8
'%(
K
K
6
F
4 & 8 D9 -
% %%%%%%%%%%% E<E%33 %3;H";
% 2,+%% 2;%<";
%2E";
+ %%%%%%%%%%%% +3E";
%3;H";
+ +++%%%%%% 23E";
%+H";
+ ,,++%% 2;2";
%%;H";
+ 2,,+ 2;%<";
%2E";
.)
4
/
!
/
#
! /
.
8 7
9
!
%,
Æ
7
!
< D
% 0 - 0 -
$ 12 $ %
+$
& + &
#
3/%4
5#
6666666 7 68 6 7
5#
9996 : 69 8 :
5#
::6 9 99 8 9
5#
66; 8
*
@A C 0 F >6$
$!% "&&'
((( +H HHE
@%A K & V 4
(!) $
! %+ ; HH3
@+A C 0 !"
$!% )* ( !
H HH2
@,A 5 #6I
! (!) <;+ +E HH;
@2A -) C K
67& $!%
+&& ,;3 HHH HHH
@3A
F &C
( 2; ; HH
@EA C V # 6 K V . )
( <3 %< H<
@<A V & 0 6
,( 33 %+ H<<
@HA K F I > &
( H+ +H HH%
@;A
F > F D & #W F &
)
$!% -.* /
(!) **! E2 HHH
$ 0
4
4" #
&
$!% *) (!)
, HH;
@,EA C V 4 V & &
*#
4" 4 &
$!%
*) (!) %23 HH%
@,<A K K K
5K 7 &T&$ 4
& ! (*)
%,E < H<H
@,HA F F > 4 V>
# #
#$
7 ! (!) EE ,+
HH3
@2;A -
- 4 4 # &
#
! (*)
3 3 HHE
@2A 5 & 7
) & K 0
6
#
C K
! (!) % 23 +H HH%
%
$
"
$
'
()
© 2003 by CRC Press LLC
(* ! " ! #$%$!
%
&
%
"
+,-&
. /
01
"
&
2
"
%
Æ
3
" ' "
" %
$
( (
%
-
#
#
' "
%
) ' "
' "
' &
2
"
(a) (b)
!
"
#$
% $! &#$
%
"
Æ
3
%
-
&)/
'
0<(: %
"
.#
"
2
%
? 2
A
A
"
/
;0
"
%
"
$ 0) )
=
.#,
"
"
#
.
%
" 2
.#
&
"
=
#
2
B
#,
"
-
#
%
2
3
!
)
2
#
$
"
?
Æ
#
#
#
-
-!
-
#
#
C
C!
C
#
2" "
#
6047 "
"
3
"
-
#
"
C&5
#
3
'#* "
KL
6807 "
%
3( "
+3, - # !
6887 "
%
G#
%# / #
(41*,-4 I
#
6<7 & -E&5
=5!
= =5
-
#
Æ
-"FHD'?,H
#
#
&
2
-E&5
/
&
#
= 2
68;9817 "
68)7B
-"FHD'?,H
C!
%
%
6;:9;07
%
6;87 & J
CE!
%
6;;7 "
#
C
6;17 F
#
/ E " &
%
%
5
6;)9;*7
%
%
C
#$ ( !1( " ( !1!
6;47
D
6017 "
'- %
6;(7
"
.
3
+,-&
&!
Specifications
Neural-Fuzzy
Network
Trainer
Compiler
Neural-Fuzzy
Performance
Models
or Optimizer
User-defined
Equations
DC Simulator
Mismatch
Predictor
Statistical
Technology
Parameter
Variations
5
"
3
.
2
6;<7 "
'-
!
J
> ,! "
"
2
" 5-
#
5-
2
" 2
"
5-
6187 /
'
%
% "
%
%
3
%
%
"
5-D-
%
%
# "
-
5- +
& # -
;4
&
"
%
$
( ( ( !
'- &
%
%
-
5-
;0!
M 0 ! $
'-
M 0 ! $
'-
$
$
N $
$
"
7!
O
7! M
7! P
O 7! ;8!
O ! 2
%
9
9 9
9
!
O !
%
"
5
;8
2
'
%
%
> O 7! M
Ü - O !
"
%
´ µ
´ µ ´ µ ´ µ
´ µ
´ µ
´ µ ´ µ ´ µ
;;!
½ ¾
"
5-
7 &
2
2
61;7 "
"
!5-
6117
!5-B
,
M :B
M 7 ) 7
! B
M 0 ' ,
M
B
M
!B
Q
M
!B
7 M !B
7Q M 7 Q
!B
)Q M 7Q !
B
Q M 7Q Q
)Q B
M
Q B
M P 0B
*
" M 8
"
"
0
"
"
"
5-
"
' + :
"
"
"
-E&5
"
"
#
-E&5 M8! ?-& ; 3
M1<!
! "#
$
.#
"
%
3
Æ
/
?
"
- ?"-!
%
#
-
%
5
'
&
! 0
! 0
!
!
C?= ,!
'
- 3 )-
)-(
( , *
"
?"- ' /
;1 '
&
-
%
5
'
&
! 0
! 0
!
V
dd
M M
3 4
C
L
M M
1 2
I
bias
V
ss
(
#
: ;
!
C?= ,!
- ! 8
'
- 3 )- )-(
'
- , )- )-(
=
%
#
#
)&&
' Æ
#
>
"
#
M M M M
8 5 10 7
Cf
M
9
M1 M
2
C
L
M M M
3 4 6
I M
ss 11
M
12
V ss
9
( ,
M # 8 # $ !
;<!
"
5
;<
#
%
. M # ! ;0:!
"
%
&
%
/ M ..
;00!
x
1
Rule 1
f1
X
xn w
1
F
w
m
Rule M
X +
fm
<
#
6&& "
;0;!
%
#
.
"
"
"
"
"
;::: "
3
-E&5 '-
"
#!
6)07 "
3
/ #
::::08
#
"
#
-E&5
"
-E&5
"
# /
, 3
#
"
L L
L
!
L
"
C
!
"
"
# #
%
!
&
'
"
#
08)
# /
"
/
L
# 6L 7
*
" #
6L 7
/
5
;8
%
#! M
6L 7 ;01!
[W]n}
[L] n
Neural-Network
Mismatch
{ [X] nm
[Y} nm
Model
Error [I ] nm
D
Neural-Fuzzy
Performance Statistical
Variation Technology
Model Parameter
Variations
Performance Error [Pe] m
Neural-Fuzzy Optimizer
{ [L] n , [W]n ,
I bias , Vbias
Performance SPICE-like
Models or DC
User-defined Simulator
Equations
Design Parameters
of the integrated
circuit
=
Cf
Vout
Vin- Vin+
C
L
I bias
V ss
>
6
&
,
! !
-E&5 "
::::80
::::0(
#
7! M
7! P
7! P
7! P
7!
P
7! P
' 6 7! P
2 7! P
& 7!
P
P
P
P
P
P
' 6 P
2 P
&
;0)!
2
' 6 2
&
"
#
& #
%
"
3
9 : 9
9
P8 + 8 + "
Vc
X
Vbias
V ss
?
))
3
# %
"
#
2
/ 2
39!
:9!
H@ R@ %
"
#
7! M
39!
7! P
:9!
7!
P
' 6 7! P
7!
P
P
' 6 ;0*!
"
#
&
#
"
::::08 "
# *:
" ;;
&&
%
%
51
2 ' "
#
CCII circuit
20 kOhm 20 kOhm
@
))
;
(,- && I C % - F
-
-
%
3
1<!
-
+! ) )
-
=! 8: 00(
39
+!
P8 8 +
! 0: *8
:9
+!
P8 8 +
! 0: *8
?
R
3! 0:: 4(
# "
%
6<7 "
/
;0:
& #
%
2
FF!
::::)8
"
&
%
"
# % #
Vcm Cc Cc
Vout-
I bias 1
Vbias
V ss
A
#
6
$"
#
2
#
"
7! M
7! P
7! P
7! P
7!
P
7! P
' 6 7! P
2 7! P
& 7!
P
P
P
P
P
P
' 6 P
2 P
&
;04!
& #
"
::::0) "
#$ 1)
081
" ;1
( $
?"-
&&
0)
'-
/
;00
+
"
2 6
6 B<C%
5AA !
"
8( =
1:
"
8: = I
#
"
?"-
(0) ?
4* ?
81( + 8; +
I
%
3
'
-E&5
5
)) 39
$ D5 3
#5 3 6 B<C%
5AA !
-E&5
G
&
%
-
# &
#
2
" #
0)* '-
-E&5
)
(*
+,-& "
=
#
6 6
; 6 B<C%
5AA !
=
#
D % 2
/
#
&
=
#
"
Æ
#
%
=
#
"
(#
607 C C F
F
#
6 ! 0(8) (( 8:::
687
CF ' G 2 5 &$
'-
! 71 ) 00:*
88 0<(4
6;7 32 F F
F ,F '-@-$
! $" 0814 ( 0<(<
617 -
?T /
3 , @
& ! $1 1 8)* ;) 0<((
6)7 5"
/ E 55 ?,5-$ %
! $" *(: ( 0<(<
6*7 J 3@ -
3 C EF 'E-@G$
'- % ! $" 00; < 0<<:
647 G = F - +
" , 5
,&C3"-E&5$
! $" ):0 4 0<((
6(7 C C5 - =
! 71 )
4:4 8) 0<<:
6<7 '
5- F
F ,F -
-"FHD'?,H ! $" 84; 0)
0<<*
60:7 / J ? /E$
! $" 4() 01 0<<)
6007 "
&
$ E &&
! $"
8;< 01 0<<)
6087 /
61 %8! !1 1
)
" 9!"- )<1 0<<1
60;7 E F J
F
F ,F
$
F
61
" 0<<<
!"
#
$"
#
%
&"
'() *
(
(
(+
,
-"
%
#./
0
(
0
!$1
© 2003 by CRC Press LLC
!&2
%
3
* (
(
/
/ #5 !$" !&" %
#
0(
'
)
5#. '
)
Æ
0
#<.#
%
*
#
(
/#<6 !1" $2"
6 A
%
0
#
0
<#5 $!" $$"
<#5
.#5
0
#
%
%
:
') C (
%
@#<6
6
5 # %
C
%
#3#=C#6 $7"
<#.D/ $?"
#3#=C#6
(
% /@#
5
/ &7" &?"
#
( =
%
#
&4"
A -&"
%
<#AD
--"
#
(
(
*
(
#
(
#<=$ G#
< =
H
*
')
(
#
#<=$ C #<=$
!112
-4"
:
#F.
.F#
5 $
<
-7"
.F#
-?"
,
%
(
*
E
*
#
'
) /
(
#
;
#
(
Æ
#
4&"
%
(
*
(
%
,
#<#/I 4-" 47" #<#/I
6/
D
*<#= 4?"
#
E
#<=$
Æ (
F ( %
6
#<=
G6/
H
G
%
H
5*
E
#
#<=
* -!
(
* -- 6/
#
%
6/
* -4
*
%
!
"
# $ !
#
%
&
'( )
(
*
(
(
%
5
#
7487?"
3@
(
%
%
*
(
%
A<
*
6
=
:
(
A
<
#<=
A
+ /
%
3 6
/
%
3 6
D
#
A<
#<=$ A<
A
/6
/
< %
#<=
(
* -? #
A<
#
$ &
4
!
-
A<
$ &
4
0
#
D
(
3@
1,2,3,4,5
2,3,5 1,
4
2 3,5 4 1
5 3
*
+ ,-) '
* -9
#
5
,
#<=$
1,2,3,4,5
2,3,5 1,4 5 2
4 1 1 4
2 3,5
5 3
.
'(
$
!
:
*
%
* -1
( :
.
@
%
#<=
(
#<=
* -!2
5
#<=
/@5D
(
#<=
!"#$%&# '(
!)""!* +,
!-#$
&
+
.
.
+
-&/0!&1 $3 $
%
.
+
$#-!4!$-#"!- &
$#-!4!$-#"!- & (
+
$#-!4!$-#"!- & 5
6
+
$#-!4!$-#"!- &
$#-!4!$-#"!- &
4-!#-/
4-!#-/ $7 2
'-&
#
#<= (
1,2,3,4,5 1,2,3,4,5
2 3,5 4 1 4 1 3,5 2
5 3 3 5
5 2 1 4
1 4 2 3
5
/
+(
#
(
(< <2 $5 <( $ $7 $; $8 $( % %6 =(>(?=5(3>5(3?
(2< <2 $5 <( $ % %6 =(>(?=5(3>(8?
(3< <2 $5 % %6 =(>(?=;5>(8?
(< % %6 =(>(?=(>(8?
(<2 $5 % %6 =(>(?=;5>(8?
(;<2 % %6 =(>(?=;5>2?
(;$5 % %6 =(>2?=;5>(8?
(3<( $ % %6 =;5>(?=5(3>(8?
(<( % %6 =;5>(?=5(3>23(?
($ % %6 =;5>23(?=5(3>(8?
(2$7 $; $8 $( % %6 =(>(8?=5(3>5(3?
(3$7 $; % %6 =(>(8?=337>5(3?
($7 % %6 =(>(8?=(8>5(3?
($; % %6 =(8>(8?=337>5(3?
(3$8 $( % %6 =337>(8?=5(3>5(3?
($8 % %6 =337>(8?=2>5(3?
($( % %6 =2>(8?=5(3>5(3?
@'
(
*
-!!
Vdd
M5 M10
M8 M7
M1 M2 M11
C
M9
M3 M4 M6 M12
Vss
0
1 /
M8,M5,M7,M10
H1,H2,M6,H0,M9
H1 H2,M6 H0 M9 M8 M5 M7 M10
H2 M6
+
$ 1 /
@
49"
:
%
E
%
(
;
(
3# ?-"
(
#
(
3#
$L
5@B
*
Vdd
M5 M10
M8 M7
M1 M2 M11
C
M9
M3 M4 M6 M12
Vss
$
?4"
?7" /
A#3F#3#=C#6
(
(
??"
#<=$
?9"
?1"
?1"
?9"
%
G
H
K
(
(
*
M
92"
#
%
$2L
#
,
56/
9!"
9$" 9&" #
=
%
9-"
"
! 2
@5:
3@
%
(
/
3@
*
*
Æ
Æ
Æ
/#<6
Æ
;
#<=+ %
/
( : /-1
* -!7
* -!?
#<=
3
#<=
%
$ ) $ &
*
$ ) $
&
!
(
%
(
G<#.H
#
(
!2!"
N
" G-!H
* #5
.5
#5
%
G53/H
G@ H
@
!2!"
!2$" @
53/
(
# ,
*
/
E
E
>#/#
0(
A
'
'+
1
.
=
>
?:
'+
.
=
?
'
B
B
5
>#/#
6/*D 6/
*D
>#/#
B
(
>#/#
#<=$
'
)
<#. E
#<=
" #
O
(
C
!2?"
#
C5
#
( #
(
(
!29"
E <
%
(
#
!" 6
6 6 #<DJ #
</ 9-& !112
$" 6
/ E / # J # /
&2$! !112
&" 5
R .
/
= = #
! "
4!& !11$
-" E% < C
K</
" &?9 !117
4" R
S 5
%
14 $22!
7" :
D *
J
--! !191
?" :
D
5
: 6
(
9&! !112
!2 !197
!7" :
. # 6 C R
6 C D .
$ " %"
& ! $!& !-& !117
!?" :
. # 6 C R
6 C D #
J
'
!2&9 !11?
!9" E @ : 6 C R
6 C D # %
56/
5 !1?
$222
!1" A 6 #
56/
5 $-&! !199
$2" A 6 /#<6J #
5
@ 555 ?4! !199
$!" C,
R <#5J
56/
?7! !199
$$" C,
R <#5J
56/
# -!? $- !199
$&" E 6 A
B
/ * #
-14 !119
56/
$19! !11$
! ( ) 4?7 $22$
-9" 6 D @
.
< K
56/ 5 !?!! !11&
-1" < K 6 D
@
. #
56/
$219 !11&
42" 6 D
@
. 56/
!2? !- !114
4!" /
/#
#
= : /
6/ , !
!&1 !117
4$" 3
C
*% / #
56/
# &2- &- !111
4&" M
S @
!1& $222
D
:
6#J A !111
41" A
: E
<
/ #
Æ
-,, & ! + #, $1! -1 !1?2
72" *
5 6
6 C 6 #
!?4 !19$
7!" A
: #
K</
! " -&9 5&& !19-
7$" . / 3 A
<
&?2 !11&
7&" / > = #
! 12& -- !114
7-" 5
/E
5
A D3/<DJ
"
!7? $22!
74" E > 5
5
5 A
Æ
$19 !191
77"
<
A
# *
!2 !11!
7?" 5
R
< / A 6
4!$ !119
79" 6 K</
!4!9 !4 !117
71" : * 6
0
!& $222
?2" / E #
%
0
-92 !114
. " $1! $222
!!$" . 6 #
J
P Q
!
( ) &4& $22!
Æ
!
!
"
# $
%
&
'
&
"
(
"
$
$
&
)
*+
© 2003 by CRC Press LLC
*,
)
$
%
'
-.
'
$ &
'
&
%
&
$
) /0
)
) /+
&
-.
)
/,
&
/
'
SC
Specifications
Performance
Estimation
High Level
SC Filter
Synthesizer
Circuit Level
Topology Selection Synthesizer
23) '
&
,
$
#
$
$
$
)
5 66 !$
5 466 !$
5 0/
/
7%)
/2
-
0
0, 0,
+0+ &
7
066
0
8
)
$
90 # &
/
#
:
; )
5 40< &
5 4+* &
5 4,4 &
5 =/ &
5 +0+ &
5 +0+ &
&
; ) &
/0
0/6
00 >
9
?
:
$
;@
7AA
B
Vdd
Cf
Vout
Vin- Vin+
C
L
I bias
V ss
! ""
+&
!$ ,!$ )
$ ; )
/
#
$ ; ) &
/+
&
' &
/ )
$
7%)
@5=4 354
5 6>
$
7
*&
; ) )
)
&
/, &
%
& "
' !
# ,6
; )
&
//
$
/0
(
$
$
&
)
*,/4 +,, 5 <,/<6=
&
/4
D ,*E!$ 7.
D
)
#
+6
/
$
0*/
- ;) 7+
7%)
)
!
"
*"
'
&
/*
.
+
,
-
"
B
F
G
#
B
1
1
7
.
.
'
0 &
0
966?
H%A
+
<,?
0.
:
)
B 6?
) B /?
% B 6 2
) B /?
I
B <,?
E
J 0K
&
/<
9 : 9 :
E
9 :
9 :
8
L
((
+ 2.5V
1 2 4
y2
I1 I2
y1
x1
U T
x2
bias
3 5
- 2.5V
.
"
/
$
"
0,46 ,66 1
A
) 9:
$
&
/6
2
#
#
#
2
9
#
:
J+K
&
/
&
/0
2
$
"" 0,66 ,+61
I1 I2
I3 I4
0V Vout
V2 V1
bias
-2.5V
0++6 0*/1
$
(
!
&
/+ /,
I# 06 0,
I# / /0
9: 5 M 9/0:
M 9 :
(
3
7
#
#
$
/, //
!# $ ( A
A
)
D
2
8
6*,=I64 6/=*I6*
64,*I6, 6+40I64
64/=I6/ 60/=I64
6/+I6, 600+I64
7
B 4=<I4
D
B 6==<+
!# $ A
A
)
D
2
8
6= 6,<I60
600* 6*,I60
6+4=4 60//=I6
7
B 660,*
D
B 6====
Æ
I# 0
&
0*
0
9 5 : 5 6
,=/I4 -2
F
G 9
,=/I4 :
9,++I4 :
9 5 :
&
&
/,
*
I# 0/
&
0<
0
! 6*
*?
%
"
(
"
D
; )
$
((
(( ; )
,66
// >
!$
B
$
;@ 7AA
B
!# $ ) )
$ ; )
((
4+<< 9*4;:
;@ +64!$
D7 <4
Æ
/+4>
+*2
7AA /</+ 9=/;:
D
//@
/&
% ) 0,,2 - 0/2
)
A *2-
((
+4?
/*
N
&
H%A +
)
D E!$ D D8 0/4 7;
A7 ) 8
)
/-0*6
0< 7; A7
/
; ) $ D
)
#
#
#
)D I .
$
0
D
#
4
&
7
#
,
((
06 6 06 6 ,< /=
06 6 / 6 *= *0
06 6 / / <+ </
06 / / <* <,
06 / </ *=
6 6 06 6 ,4 /*
6 6 / 6 <+ **
6 / 6 / <, <0
6 / / = <+
6 / =+ *<
/ 6 06 6 /* 46
/ 6 6 6 4/ 4
/ 6 6 / < <+
/ / / =, <
/ / =0 *4
+4 +/ +* , <* <4
#
+ &
//
7%)
$ ;) 7+
7%)
!
"
#33
-.
'
$ &
'
&
%
-.
$
-.
$
'
&
'
-.
)
&
-.
'
.
%
&
I
-.
&
!
Æ
%
F G
$
&
.N )
!
&
7)
#
%
$
# 06 7!$
!
#
#
#
)
#
0 +
$ F
G
Æ
#
)
Æ
!# $ / 2
(
)
/
00
)
,
62
+=
/,
<4
,06
#
. 7
66?
!
#
#
%
)
"
F
G &
/4
$
"
)$
#
3
$
#
&
$
J,K
&
/*
&
/< &
+
$
"
)
#
/6
!# $ 2 ;
D
7
B
9 : ,/*4
B I
9 : /,4<<
I
9 : ,/06
B
B I
9 : /666
B
9 : =4+<4
B I
9 : 40*06
I
9 : ,===*
B
B I
9 : +//6,
B @
9: *6666
B 3
9: ,666
B 8
9>: 066
B 7
6=6, M60
D0:A0:v(26)
D0:A0:v(25) 5
D0:A0:v(18)
4.5
3.5
3
Voltages (lin)
2.5
1.5
500m
.
4 "
25 6
7
E
)
&
.
) ) E
! &
2!.3
7
O)
$ 3
)
#
=+
0L/
)
&
/04
!
Æ
1
!
@
!
&
&
,
+
0
A
&
#
&
&
<&
#
3
#
)
7.
=
A
0
&
!
$
#
I
$
#
#
)
!
++++
!
.
I
*<; # Æ
I
)
#
&
/=
&
/06 )
&
/0 /00
7.
7.
0
7.
&
/0+
)
7.
&
/0, /0/
&
/0, ,
062
/
"
2
$
"
D0:A0:v(15)
D0:A0:v(16)
2.6
Voltages (lin)
2.55
2.5
2 45
D0:A0:v(3) 2.50001
D0:A0:v(2)
2.500005
Voltages (lin)
2.5
2.499995
2.49999
!
"
2 5
"
D0:A0:v(15)
Voltages (lin)
D0:A0:v(16)
Voltages (lin)
D0:A0:v(3)
Voltages (lin)
D0:A0:v(2)
2.6
2.4
!
"
5
"
%
4
6
78#
D0:A0:v(out7)
D0:A0:v(out8) 2.5
2.4
2.3
Voltages (lin)
2.2
2.1
(
2 5 6
"
<=
7
E
$
2!.3
"
&
/04
) 8
)
/-0*6 7!$
0<7; A7
$
78#
Differential−to−
Single End
Converter
Flash
Converters MDAC
3−bit Encoder
Clock Circuit of Flash
for Pipeline Sub_ADC
Opamp in
MDAC
Pipeline Output
Clock Circuit Multiplexer and
for Flash Encoder
Flash Encoder
and Output
Multiplexer 3−bit Flash
(Sub_ADC)
Test MDAC
Pads
)
#8 "
"#
JK P &Q 7 PP 7 3 &7 D
06* 0/ ==6
J0K E
;
#
+4/ +=4<
J+K ) P
P R
&" R
(
-
<4< 0* ==0
J,K )
7 8
!
!
"
#
!
$
"
%
$
"
$
& '
( (
$ )
& *
(
Æ (
( +
& ,
#-
$
!
$
!
$
$
. $
'//
© 2003 by CRC Press LLC
'/'
$
$
)
!
$
!
0
"
1
$
"
(
(
1
#
$
Æ
"
$
$ $
2 $
#
(
3
4 5
#
!
6
7
"
# 1
#
8 7
!
! !"
!
!
" "
"#
" " "
$ #
$
#
%%
%"
" "
!
$ $
$
$ !
$ $
$
"#
"
$ !
!"
! ! "
"$ $"
# # #
$
$
# $ #
#
'/:
© 2003 by CRC Press LLC
'/;
% &
'
$ $
!
!"
!
!
" "
"#
" " "
$ #
$
#
%% %"
" "
! $
$
$ $ !
$
$ $
"#
"
$ !
!"
! ! "
"$ $"
# # #
$
$
#
$ #
#
% &
'