CONFIDENTIAL CS/APR 2006/ITT270

UNIVERSITI TEKNOLOGI MARA

FINAL EXAMINATION

COURSE DIGITAL ELECTRONICS

COURSE CODE ITT270
EXAMINATION APRIL 2006
TIME 3 HOURS

INSTRUCTIONS TO CANDIDATES

1. This question paper consists of two (2) parts: PART A (6 Questions)

PART B (4 Questions)

2. Answer ALL questions from all two (2) parts the Answer Booklet. Start each answer on a
new page.

3. Do not bring any material into the examination room unless permission is given by the
invigilator.

4. Please check to make sure that this examination pack consists of:
i) the Question Paper
ii) an Answer Booklet - provided by the Faculty

DO NOT TURN THIS PAGE UNTIL YOU ARE TOLD TO DO SO

This examination paper consists of 9 printed pages
© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL
CONFIDENTIAL 2 CS/APR 2006/ITT270

PART A (44 marks)

QUESTION 1

Convert the following numbers to hexadecimal:

a) Binary 1000100110.
(2 marks)

b) BCD 1000100110.
(2 marks)

c) Octal 226.
(2 marks)

d) Decimal 226.
(2 marks)

QUESTION 2

Given the logic circuit as shown below:

A
B

C
D

a) Write the expression for the output Y.

(2 marks)

b) Draw the circuit using AND and OR gates.

(2 marks)

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 3 CS/APR 2006/ITT270

QUESTION 3

Given the following Boolean expression:

Y = A.B + A.B + B.C

a) Simplify the expression.

(3 marks)

b) Derive the truth table.

(3 marks)

c) Draw the simplified expression using NAND gate.

(3 marks)

d) Draw the simplified expression using a 3:8 decoder and OR gate.

(3 marks)

QUESTION 4

Answer the following questions:

a) Proof the Boolean expression using Boolean algebra.

A.B + A.B + A.B.C = (B + A)(B + C)

(3 marks)

b) Proof the Boolean expression using Boolean algebra and DeMorgen's theorem.

A.B + A.B + B.C = B.C

(3 marks)

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 4 CS/APR 2006/ITT270

QUESTION 5

Answer the following questions:

a) Convert the two's complement number 1000100110p2 to a hexadecimal number.

(2 marks)

b) Subtract 1710- 5i0 using 8 bit two's complement number system.

(2 marks)

c) Derive the following full adder expressions.

S = A©B0Cin
Co = AB + BCin + ACin
(4 marks)

QUESTION 6

Given a 4K x 16 bit memory chip:

a) Determine the number of address lines.

(1 mark)

b) Draw the memory diagram.

(2 marks)

c) How many memory chips are needed to expand the capacity to 16K x 16 bit?
(1 mark)

d) Draw the memory diagram in (c).

(2 marks)

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL CS/APR 2006/ITT270

PART B (56 marks)

QUESTION 1

The diagram shown below is an irrigation system for a paddy field. There are 6 valves to
direct water from the canal on to the field. A water level sensor will generate a water level
scale between 000 to 101. The following table shows the valves that will be activated based
on the water level scale.

Water Output of Output of logic circuit

Level Sensor
0 000 Activate all valves
1 001 Activate valve 1,2,3,4 and 5 only
2 010 Activate valve 1 , 2, 3 and 4 only
3 011 Activate valve 1 , 2 and 3 only
4 100 Activate valve 1 only
5 101 No valve are activated

Rain
irrigation canal

water
valve
5 ^\ I water flow
a 4 ^
(r n w

(j 2 L- _f
^ Water
Level
-fc Sensor — >
> Logic * 3 .
a 1r —*
rr 0
IE Generate _ w. ClfCUlt
*~ 000-101 ^ *5c , ^

N
(r —————— ' S~ ^< '
< J" 4J" 43=- 4J^ %1
—— \
Rain Water Collector V V Y Y T T

Y Y Y Y Y Y
V Y Y Y Y Y

Paddy Field

Design the logic circuit. Your solution must include:

a) Truth table.
(4 marks)

b) Simplified expression.
(6 marks)

c) Logic circuit.
(3 marks)

© Hak Cipta Universiti Teknologi MARA

CONFIDENTIAL
CONFIDENTIAL CS/APR 2006/ITT270

QUESTION 2

Design a synchronous counter using JK flip-flop to produce the following sequence:

7 -> 5-* 3— > 6-> 4 0 —|

Your solution must include:

a) Excitation table.
(6 marks)

b) Karnaugh map for J and K.

(6 marks)

c) Counter circuit.
(3 marks)

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 7 CS/APR 2006/ITT270

QUESTION 3

Determine the counting sequence for the following counter circuit.

fl c
}
Ei
V \

_E J
— o CP
K
4s
C
C O-
— > J
__ 0 CP
K
4
s
Q
Q 0—
^ J
r—O CP
K
4
S
Q
C
"
ni — •v
R R
5V R
V 7 V V

CPl Ql
-0 CP2 Q2 0-

Your solution must include:

a) Expressions for J and K.

(3 marks)

b) Excitation table.
(6 marks)

c) State diagram.
(4 marks)

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 8 CS/APR 2006/ITT270

QUESTION 4

The block diagram shown below is a simple Add/Subtract calculator.

Answer the following questions:

a) Derive the 10:4 encoder truth table and draw the circuit.

MSB
A
B
C
LSB
D

(5 marks)

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL CS/APR 2006/ITT270

b) Derive the BCD to Seven Segment decoder truth table.

(5 marks)

c) Draw the calculator circuit.

(5 marks)

END OF QUESTION PAPER

© Hak Cipta Universiti Teknologi MARA

CONFIDENTIAL