Escolar Documentos
Profissional Documentos
Cultura Documentos
DESCRIPTION
The UCC35701/UCC35702 family of pulse width modulators is intended for isolated switching power supplies using primary side control. They can be used for both off-line applications and DC/DC converter designs such as in a distributed power system architecture or as a telecom power source. The devices feature low startup current, allowing for efficient off-line starting, yet have sufficient output drive to switch power MOSFETs in excess of 500kHz. Voltage feed forward compensation is operational over a 5:1 input range and provides fast and accurate response to input voltage changes over a 4:1 range. An accurate volt-second clamp and maximum duty cycle limit are also featured. Fault protection is provided by pulse by pulse current limiting as well as the ability to latch off after a programmable number of repetitive faults has occurred. Two UVLO options are offered. UCC35701 family has turn-on and turn-off thresholds of 13V/9V and UCC35702 family has thresholds of 9.6V/8.8V. The UCC35701/2 and the UCC25701/2 are offered in the 14 pin SOIC (D), 14 pin PDIP (N) or in 14 pin TSSOP (PW) packages. The UCC15701/2 is offered in the 14 pin CDIP (J) package.
R1 R2 6 R3 7 VREF R4 9 R5 CS 14 CF 1 C3 RF R8 8 FB GND 13 R11 C5 12 VREF PGND 5 COUNT SS 11 VSCLAMP SYNC OUT ILIM 4 CT 10 CT RT UCC35701 VFF VDD 3
R6 R7
RGND
VIN RETURN
VOUT R13
R12
C6 C7
R14 R15
UDG-98005-1
ORDERING INFORMATION
UVLO Option 13V / 9V 55C to +125C 9.6V / 8.8V 13V / 9V 40C to +85C 9.6V / 8.8V TA = TJ Package Part Number CDIP-14 CDIP-14 SOIC-14 PDIP-14 TSSOP-14 SOIC-14 PDIP-14 TSSOP-14 SOIC-14 PDIP-14 TSSOP-14 SOIC-14 PDIP-14 TSSOP-14 UCC15701J UCC15702J UCC25701D UCC25701N UCC25701PW UCC25702D UCC25702N UCC25702PW UCC35701D UCC35701N UCC35701PW UCC35702D UCC35702N UCC35702PW
Note: All voltages are with respect to GND. Currents are positive into the specified terminal. Consult Packaging Section of the Databook for thermal limitations and considerations of packages.
CONNECTION DIAGRAMS
DIL-14, SOIC-14, TSSOP-14 (TOP VIEW) N or J, D, PW PACKAGE
COUNT ILIM VDD OUT PGND VFF RT 1 2 3 4 5 6 7 14 13 12 11 10 9 8 SS GND VREF SYNC CT VSCLAMP FB
The D and PW packages are available taped and reeled. Add TR suffix to the device type (e.g., UCC35701DTR).
ELECTRICAL CHARACTERISTICS: Unless otherwise specified, VDD = 11V, RT = 60.4k, CT = 330pF, CREF = CVDD = 0.1 F, VFF = 2.0V, and no load on the outputs.
PARAMETER UVLO Section Start Threshold Stop Threshold Hysteresis Supply Current Start-up Current IDD Active VDD Clamp Voltage VDD Clamp Start Threshold Voltage Reference VREF Line Regulation Load Regulation Short Circuit Current (UCCX5701) (UCCX5702) (UCCX5701) (UCCX5702) (UCCX5701) (UCCX5702) (UCCX5701) VDD = 11V, VDD Comparator Off (UCCX5702) VDD = 8V, VDD Comparator Off VDD Comparator On (UCCX5701) IDD = 10mA (UCCX5702) IDD = 10mA (UCCX5701) (UCCX5702) VDD = 10V to 13V, IVREF = 0mA to 2mA VDD = 10V to 13V IVREF = 0mA to 2mA VREF = 0V, TJ = 25C TEST CONDITIONS MIN 12 8.8 8 8.0 3 0.3 TYP 13 9.6 9 8.8 4 0.8 130 120 0.75 14.3 13.8 1.3 4.2 5 20 2 20 MAX UNITS 14 10.4 10 9.6 V V V V V V A A mA V V V V V mV mV mA
13.5 13
4.9
5.1
50
UCC15701/2 UCC25701/2 UCC35701/2 ELECTRICAL CHARACTERISTICS: Unless otherwise specified, VDD = 11V, RT = 60.4k, CT = 330pF, CREF = CVDD = 0.1 F, VFF = 2.0V, and no load on the outputs.
PARAMETER Line Sense Vth High Line Comparator Vth Low Line Comparator Input Bias Current Oscillator Section Frequency Frequency SYNC VIH SYNC VIL SYNC Input Current RT Voltage VFF = 0.8V to 3.2V VFF = 0.6V to 3.4V (Note 1) TEST CONDITIONS MIN 3.9 0.5 100 90 90 2 TYP 4 0.6 MAX UNITS 4.1 0.7 100 110 110 0.8 10 0.7 0.85 2.05 3.25 3.5 V V nA kHz kHz V V A V V V V V V V V A A mV V mV A nA mV mV k % % %/V % % V V ns ns
100 100
VSYNC = 2.0V VFF = 0.4V VFF = 0.8V VFF = 2.0V VFF = 3.2V VFF = 3.6V VFF = 0.8V (Note 1) VFF = 3.2V (Note 1) (Note 1)
3 0.6 0.8 2.0 3.2 3.4 0.8 3.2 0 18 500 25 4 18 0 200 600 50 99 50 74 19 0.4 0.4 20 20
Soft Start/Shutdown/Duty Cycle Control Section ISS Charging Current ISS Discharging Current Saturation VDD = 11V, IC Off Fault Counter Section Threshold Voltage Saturation Voltage Count Charging Current Current Limit Section Input Bias Current Current Limit Threshold Shutdown Threshold Pulse Width Modulator Section FB Pin Input Impedance Minimum Duty Cycle Maximum Duty Cycle PWM Gain Volt Second Clamp Section Maximum Duty Cycle Minimum Duty Cycle Output Section VOH VOL Rise Time Fall Time VFB = 3V VFB <= 1V VFB >= 4.5V, VSCLAMP >= 2.0V VFF = 0.8V VFF = 0.8V, VSCLAMP = 0.6V VFF = 3.2V, VSCLAMP = 0.6V IOUT = 100mA, (VDD VOUT) IOUT = 100mA CLOAD = 1000pF CLOAD = 1000pF VFF = 0.8V to 3.2V VFF = 0.8V to 3.2V
10 300
30 750 100 4.2 100 30 100 220 700 100 0 100 70 79 21 1 1 100 100
0.7V + FB 8 1.5R R
0.2V
VDD
12 VREF
UDG-98004
PIN DESCRIPTIONS
VDD: Power supply pin. A shunt regulator limits supply voltage to 14V typical at 10mA shunt current. PGND: Power Ground. Ground return for output driver and currents. GND: Analog Ground. Ground return for all other circuits. This pin must be connected directly to PGND on the board. OUT: Gate drive output. Output resistance is 10 maximum. VFF: Voltage feedforward pin. This pin connects to the power supply input voltage through a resistive divider and provides feedforward compensation over a 0.8V to 3.2V range. A voltage greater than 4.0V or less than 0.6V on this pin initiates a soft stop cycle. 4 RT: The voltage on this pin mirrors VFF over a 0.8V to 3.2V range. A resistor to ground sets the ramp capacitor charge current. The resistor value should be between 20k and 200k. CT: A capacitor to ground provides the oscillator/ feedforward sawtooth waveform. Charge current is 2 IRT, resulting in a CT slope proportional to the input voltage. The ramp voltage range is GND to VRT. Period and oscillator frequency is given by:
T= F
t ON =
DMAX =
FB: Input to the PWM comparator. This pin is intended to be driven with an optocoupler circuit. Input impedance is 50k. Typical modulation range is 1.6V to 3.6V. SYNC: Level sensitive oscillator sync input. A high level forces the gate drive output low and resets the ramp capacitor. On-time starts at the negative edge the pulse. There is a 3A pull down current on the pin, allowing it to be disconnected when not used. VREF: 5.0V trimmed reference with 2% variation over line, load and temperature. Bypass with a minimum of 0.1F to ground. SS: Soft Start pin. A capacitor is connected between this pin and ground to set the start up time of the converter. After power up (VDD>13V AND VREF>4.5V), or after a fault condition has been cleared, the soft start capacitor is charged to VREF by a nominal 18A internal current source. While the soft start capacitor is charging, and
APPLICATION INFORMATION
(Note: Refer to the Typical Application Diagram on the first page of this datasheet for external component names.) All the equations given below should be considered as first order approximations with final values determined empirically for a specific application.
Power Sequencing VDD is normally connected through a high impedance (R6) to the input line, with an additional path (R7) to a low voltage bootstrap winding on the power transformer. VFF is connected through a divider (R1/R2) to the input line. For circuit activation, all of the following conditions are required: 1. VFF between 0.6V and 4.0V (operational input voltage range). 2. VDD has been under the UVLO stop threshold to reset the shutdown latch. 3. VDD is over the UVLO start threshold. 5
The circuit will start at this point. IVDD will increase from the start up value of 130 A to the run value of 750 A. The capacitor on SS is charged with a 18 A current. When the voltage on SS is greater than 0.8V, output pulses can begin, and supply current will increase to a level determined by the MOSFET gate charge requirements to IVDD ~ 1mA + QT fs. When the output is active, the bootstrap winding should be sourcing the supply current. If VDD falls below the UVLO stop threshold, the controller will enter a shutdown sequence and turn the controller off, returning the start sequence to the initial condition. VDD Clamp An internal shunt regulator clamps VDD so the voltage does not exceed a nominal value of 14V. If the regulator is active, supply current must be limited to less than 20mA.
VVSCLAMP , or VVFF
VVSCLAMP . R2 VIN R1 + R 2
The maximum duty cycle is realized when the feedforward voltage is set at the low end of the operating range (VFF = 0.8V). The absolute maximum duty cycle is:
DMAX =
VVSCLAMP VREF R5 = 0 .8 0 .8 R 4 + R 5
Frequency Set The frequency is set by a resistor from RT to ground and a capacitor from CT to ground. The frequency is approxi2 mately: F = (RT CT ) External synchronization is via the SYNC pin. The pin has a 1.5V threshold , making it compatible with 5V and 3.3V CMOS logic. The input is level sensitive, with a high input forcing the oscillator ramp low and the output low. An active pull down on the SYNC pin allows it to be unconnected when not used. Gate Drive Output The UCC35701/2 is capable of a 1A peak output current. Bypass with at least 0.1 F directly to PGND. The capacitor must have a low equivalent series resistance and inductance. The connection from OUT to the power MOSFET gate should have a 2 or greater damping resistor and the distance between chip and MOSFET should be minimized. A low impedance path must be established between the MOSFET source (or ground side of the current sense resistor), the VDD capacitor and PGND. PGND should then be connected by a single path (shown as RGND) to GND. 6
TYPICAL WAVEFORMS
FEEDBK
VSCLAMP CT
SOFTST
SOFT START
HIGH DC
LOW DC
ZERO DC
UDG-98207
Figure 1. Timing diagram for PWM action with forward, soft start and volt-second clamp.
VFF
CT
SYNC
UDG-98208
Figure 2. Timing diagram for oscillator waveforms showing feedforward action and synchronization.
FREQUENCY [kHz]
100
-55
-35
-15
25
45
65
85
105
125
TEMPERATURE [C]
VIN+ R1 R2 6 R3 7 CT 10 CT R4 9 VSCLAMP ILIM 2 C2 RNEW CSS 14 SS CF RF 1 COUNT RGND C3 12 VREF R7 8 FB R11 C5 R13 R12 C6 C7 R15 R14 VOUT GND 13 PGND 5 11 SYNC RSNS OUT 4 R9 RT C1 R8 VFF VDD 3 VOUT C4 UCC35701 R5 R6
UDG-98210
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TIs standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TIs publication of information regarding any third partys products or services does not constitute TIs approval, warranty or endorsement thereof.