Li i i f S Li i i f S Linearization of Sensors Linearization of Sensors

1
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization Techniques for RTDs Linearization Techniques for RTDs
Linearization Techniques for Thermistors Linearization Techniques for Thermistors
2
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Resistance Temperature Detectors (RTDs)
Resistance Temperature Detectors (RTDs) are temperature
t d hi h d t t i t (R) i transducers which produce an output resistance (R) in
response to an input temperature (t).
( ) ( )
n
n
t t t R R o o o + + + + =
2
2 1 0
1
M t l d t i l f t ti f RTD Most commonly used materials for construction of RTDs:
Platinum, Nickel and Copper.
Usually 2 or 3 of the o constants are good enough for highly
accurate representation.
3
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of RTDs
Scheme 1 Scheme 1
Linearization
employing a employing a
constant current
source
RTD
R
t
I
ref
v
t
R
lin
lin t
t
lin ref t
R R
R
R I v
+
=
A suitable fixed resistor R
lin
is connected in parallel with the RTD
and the arrangement is fed from a constant current source
4
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
and the arrangement is fed from a constant current source.
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of RTDs (contd)
Scheme 2 Scheme 2
Linearization
R
lin
employing a
voltage source
lin
RTD
R
t
v
ref
v
t
R
lin t
t
ref t
R R
R
v v
+
=
A suitable fixed resistor R
lin
is connected in series with the RTD
and the arrangement is fed from a constant voltage source.
5
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
g g
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Analysis of the Circuit employing Constant
Current Source
RTD
R
t
I
ref
v
t
R
lin
If vary linearly with t, v
t
will also
li l ith t
( )
li t
lin t
lin t eq
R R
R R
R || R R
+
= =
vary linearly with t.
lin t
The design is based on the resistance values of the sensor at three
temperatures: R
t
L
(lower), R
t
U
(upper), and R
t
M
(mid-point).
6
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
p
t
L
( ),
t
U
( pp ),
t
M
( p )
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Analysis of the Circuit employing Constant
Current Source (contd) ( )
R
t
Measuring range
linearization condition
R
lin
R
t
((
R
lin
e

R
t
U
A
R
2
R
t
( ) ( )
( ) ( )
M U
L eq M eq
t R t R
t R t R
=

A
r
2
e
s
i
s
t
a
n
c
e
A
r
1
R
t
L
R
t
M
A
R
1
( ) ( )
M eq U eq
t R t R
t
R
e
t
t
1
t
L
Temperature
t
M
t
U
Linearization of RTD
employing a parallel resistor
( )
M U L
U L U L M
t t t
t t t t t
lin
R R R
R R R R R
R
2
2
+
+
=
7
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
employing a parallel resistor
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Pt-100 Sensor
I
ref
I
lin
Pt 100
R
t
I
ref
v
t
R
lin
10 mA
2 5 kO Pt - 100 -2.5 kO
For a Pt-100 sensor, operated in the temperature range between
0C d 400C li i i i t R 2 5 KO i i d 0C and 400C, a linearizing resistor R
lin
= -2.5 KO is required.
A current source of negative internal resistance must be used in
this case
8
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
this case.
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Pt-100 Sensor (contd)
R
1
+R
2
R
3
10.25 kO
9.09 kO
v
I
lin
+

v
ref
2.5 V
R
1
250 O
( )
t
o
R R R R
I
v
r
+
=
R
2
v
t
R
t
R
3
( )
R R
R R R R

+
=
2
2
2
3
3 2 3 1
R
2
10 kO
R
3
9.09 kO
Implementation of current source
lin
R =
If we make R
1
= 250 O, R
2
= 10 KO and R
lin
= -2.5 KO, we obtain
having a negative output resistance
9
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
R
3
= 9.09 KO.
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Thermistors
Thermistors are semiconductor type temperature
transducers with a negative temperature co-efficient of
resistance resistance.
(
(

|
|
|

|
=
1 1
exp R R
R
0
: resistance at the reference temperature
T
0
,
| : an experimentally determined constant
(

|
|
.

\
=
0
0
T T
exp R R
T
| : an experimentally determined constant,
varies between 3500K and 4600K ,
T and T
0:
measured in Kelvin.
M t t t i t l ti
Thermistors have large temperature co-efficients (-3 to 5%
per C .
More accurate temperature-resistance relation:
3
|
|
.
|

\
|
+ + =
1 1 1 1
R
R
ln
C R
R
ln
T T
T T
10
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
. \ 0 0 0
R C R T T
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors
Linearizing
Network T
S(T)
Network
comprising the
Thermistor
input
signal
output
signal
T
( )
Schematic representation of linearizing
networks for the thermistors networks for the thermistors
( ) ( ) ( ) ( ) ( ) +
' ' '
+
' '
+
'
+ =
r r r r
T S
!
h
T S
!
h
T S h T S T S
3 2
3 2
h = T ~ T
r
is the increment or decrement in temperature
about T
r
. S
/
(T
r
), S
//
(T
r
),are derivatives of S(T) with respect
! ! 3 2
11
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
r
r r
p
to T, at T = T
r
.
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors (contd)
Considerations
The major contribution to non-linearity comes from the h
2
termcontaining S
//
(T
r
). This term can be made zero by proper
Considerations
g (
r
) y p p
choice of circuit components.
Under this condition, the S(T) vs. T characteristic can be
assumed to be linear over a wide span of temperature, as long
as the h
3
term remains negligibly small.
Th di i S
//
(T ) 0 i li h h S(T) T The condition S
//
(T
r
) = 0 implies that the S(T) vs. T curve
should have a point of inflection at T = T
r
.
I ti b l ti f t th i t f In practice, by proper selection of components, the point of
inflection is located at the midpoint T
M
of the range of
temperature over which linearization is to be carried out.
12
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors by a Shunt
Resistor
I
constant
current
shunting by
linearizing
resistor
current
source
resistor
r
R
T
V
o
(T)
thermistor
A simple linearization circuit for thermistors
13
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors by a Shunt
Resistor (contd) ( )
constant
shunting by
linearizing
I
( ) ( ) ( )
T
rR
I T R I T V T S
output signal = voltage across the thermistor
constant
current
source
linearizing
resistor
thermistor
r
R
T
V
o
(T)
( ) ( ) ( )
T
T
eq o
R r
I T R I T V T S
+
= = =
( ) ( )
T
T
eq
R r
rR
T R T S
+
= =
as I is const., equivalent
T
( ) ( )
( )
( )
2
T
T T T T
eq
R r
R R r R r R r
T R T S
+
'
+
'

=
'
~
'
( )
2
2
T
T
R r
R r

+
'

=
( )
T
( )
T
similarly
( ) ( )
( ) ( ) ( )
( )
4
2
2
2
2
2
T
T T T T
eq
R r
R r R r R r R r
T R T S
+
+
'
+
' '

=
' '
~
' '
( )
( )
( )
T
R
'
2
2
Design Procedure: make
( ) 0 =
' '
M
T S
( ) 0 =
' '
M eq
T R
( )
M
M
M
T
T
T
R
R
r
' '
=
Now,
|
|
.
|

\
|
=
|
|
.
|

\
|
=
'
2 2
T
T T
T
e R
T
R R
M
M M
| |
|
|
|
.
|

\
|
+
|
|
.
|

\
|
=
' '
T T
T
R R
M M
| |
2
3
14
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
|
.

\
|
.

\
2 2
M M
T T
T T
M M |
.

\
|
.

\ M M
T T
T T
M M
3
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors by a Shunt
Resistor (contd) ( )
I
constant
current
source
shunting by
linearizing
resistor
r
R
T
V
o
(T)
thermistor
Final expression for the linearizing shunt resistance r:
(
T 2 |
(

=
M
M
T
T
T
R r
M
2
2
|
|
15
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors by a Shunt
Resistor (contd) ( )
5
R
T
r
3
4
k
O
)
r
((
R
T
2
3
s
i
s
t
a
n
c
e

(
k
0
20 40 60 80 100
1
R
e
s
Linearization of NTC thermistor
employing a parallel resistor
Temperature (C)
16
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
employing a parallel resistor
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors by a
Logarithmic Network g m
log
network
I
eq IN
V
R I V = and
constant
current
source
r R
T
V
o
(T) V
IN
( )
ref
IN
o
V
V
log K T V
10
=
K = scale factor of the logarithmic g
network,
V
ref
= effective internally generated
voltage in the log-network,
R th i t i t t T K
Thermistor linearization using
R
T
= thermistor resistance at T K
T
T
eq
R r
rR
R
+
=
logarithmic network
T
R r +
This scheme can display a linear voltage-temperature relation over a much
wider range of temperature (-25C to +100C) with reasonably good
17
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
wider range of temperature ( 25 C to +100 C) with reasonably good
response linearity.
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors by a
Logarithmic Network (contd) g m ( )
log
network
I
(

|
|
.
|

\
|
=
0
0
1 1
exp
T T
R R
T
|
& ( )
(
(

|
|
.
|

\
|
=
T
T
ref
o
R r
rR
V
I
K T V
10
log
constant
current
source
r R
T
V
o
(T) V
IN

. \
( ) ( ) ( ) ( ) ( ) ( ) + ' ' ' + ' ' + ' + = + =
r o r o r o r o r o o
T V
h
T V
h
T V h T V h T V T V
! 3 ! 2
3 2
h T T i th i t d t i t t h = T ~ T
r
is the increment or decrement in temperature
about the reference temperature T
r
. etc.
are the first, second, third, etc. derivatives of V
o
(T) w.r.t. the
temperature T, at T = T
r
.
( ) ( ) ( )
r o r r o
T V T V T V ' ' ' ' ' ' , ,
o
p ,
r
Design Procedure: make the h
2
term zero
( ) 0 =
' '
r o
T V
T
r
is considered at the midpoint T
M
of the range of temperature over
which linearization is to be carried out
18
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors by a
Logarithmic Network (contd) g m ( )
log
network
I
( )
(

+
=
(
(

|
|
.
|

\
|
=
T
T
T
T
ref
o
R r
rR
Y K
R r
rR
V
I
K T V
10 10
log log
|
|
.
|

\
|
=
ref
V
I
Y
constant
current
source
r R
T
V
o
(T) V
IN
(

. \
T T ref
. \
ref
( )
T T
'
R
K
R r K
T V
' '

2
|
|

|
Kr
K ( )
( ) ( )
T T
T
T T
T
o
R r R
K
R r rR Y
T V
+
=
+
=
1
|
.
|

\
|
=
Y
Kr
K
1
( )
( ) | |
( )
2
2
2 2
1
2

T T
T T T T T T
o
R r R
R r R R R R rR
K T V
+
+
'

' '
+
' '
=
' '
| |
2
Design condition: ( ) 0 =
' '
M o
T V
| |
| |
M M M
M M M M
T T T
T T T T
R R R
R R R R
r
' '

'
' '

'

=
2
2
2
19
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Linearization of Thermistors by a
Logarithmic Network (contd) g m ( )
log
network
I
|
.
|

\
|
=
|
.
|

\
|
=
'
2 2
T
R
T
e R R
T
T
T
| |
|
constant
current
source
r R
T
V
o
(T) V
IN
. \ . \
T T
|
.
|

\
|
+
|
.
|

\
|
=
|
.
|

\
|
+
|
|
.
|

\
|
=
' '
T T
e R
T
e R
T
e R R
T T T
T
| | | |
| | |
2
2
3 3 4
2
(
(
(

|
|
.
|

\
|
+
|
|
.
|

\
|
|
|
.
|

\
|

|
|
.
|

\
|
|
|
.
|

\
|

=
M M
T
M
T
T
T T
e R
T
e R R
r
M M
M
| | |
| |
2 2
3
2
4
2
2
(
(

|
|
.
|

\
|
+
|
|
.
|

\
|
|
|
.
|

\
|

|
|
.
|

\
|
|
|
.
|

\
|

M M
T
M
T
T T
e R
T
e R
r
M M
| | |
| |
2
3
2
4
2
2
| |
M
M T
T
T R
r
M
2
2
=
|
20
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Logarithmic Conversion with an
Inherently Logarithmic Device y g m
Shockleys first order theory for a single p-n junction:
|
.
|

\
|
= 1 exp
0
kT
qV
I I
I = current through the junction (A)
I
0
= the theoretical reverse saturation current (A)
V = the voltage across the junction g j
q = magnitude of the electronic charge (1.6 10
-19
C)
k = Boltzmanns constant (1.38 10
-23
J/K) and
T = the temperature in K T = the temperature in K
mV 26 ~
q
kT
at 27C. Hence, for V > 100 mV,
kT
qV
I I exp
0
~
0
10
log 3 . 2
I
I
q
kT
V =
log
10
I varies linearly with V, with a slope of
Volts/decade of current change.
q
kT
3 . 2
21
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
g
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Logarithmic Conversion with an
Inherently Logarithmic Device (contd) y g m ( )
V
I
IN

R
I
o
IN
o
I
I
q
kT
V
R R
R
V
10
2 1
1
log 3 . 2 =
+
=
V
IN
+
V
o
R
2
R
1
| | | |
|
|
.
|

\
| +
=
o
IN
o
V kT R R
I
I
log
q
kT
.
R
R R
V
10
1
2 1
3 2
An op-amp based log amplifier
with a diode as a log element
|
|
.
|

\
|

|
|
.
|

\
| +
=
o
IN
I R
V
log
q
kT
.
R
R R
10
1
2 1
3 2
22
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Logarithmic Conversion with an
Inherently Logarithmic Device (contd)
I
V
y g m ( )
The problemof temperature dependence
Limitations
I
IN

R
I
R
The problem of temperature dependence
of scaling factor, E
o
.
Marked nonlinear temperature dependence
V
IN
+
V
o
R
21
R
1
Marked nonlinear temperature dependence
exhibited by I
o
.
Diodes, used as ideal log elements, do not
actually obey Shockleys relation accurately.
|
|
.
|

\
|
= i
kT m
qV
I I
j
j j
exp
0
Conclusion: Transistors appear to be better
candidates than diodes as logarithmic
elements.
23
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
elements.
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Logarithmic Conversion with an
Inherently Logarithmic Device (contd) y g m ( )
|
.
|

\
|

|
.
|

\
|

= 1 exp 1 exp
kT
qV
I
kT
qV
I I
C
CS
E
ES F C
o
c
e
I
c
I
E
e
c
n n p

|
|
.
|

\
|

. \ . \
1 exp
kT m
qV
I
j
C
CS
j
o = current transfer ratio between emitter
V
c
V
E
b b
o
F
= current transfer ratio between emitter
and collector (~ 1)
I
CS
= collector reverse saturation current with
the emitter shorted to the base
Asimple n-p-n transistor model,
I
ES
= emitter reverse saturation current with
the collector shorted to the base
m
j
= a constant, between 1 and 4
A simple n p n transistor model,
along with its sign conventions
If V
C
= 0
|
.
|

\
|

= 1 exp
kT
qV
I I
E
ES F C
o
When I >> I
C
I I
I kT
V o =
|
|
|

|
= where 3 2 log .
24
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
When I
C
>> I
ES
ES F o
o
E
I I
I q
V o
|
|
.

\
where 3 2
10
log .
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Logarithmic Conversion with an
Inherently Logarithmic Device (contd) y g m ( )
V
E
I
C
= I
IN
|
|
.
|

\
|
=
|
|
.
|

\
|
=
IN IN
o
I R
V
q
kT
I
I
q
kT
V
o o
10 10
log 3 . 2 log 3 . 2
I
IN

R
E
|
.

\

|
.

\ ES F ES F
I R q I q o o
Practical considerations
Temperature dependent errors
V
IN
+
V
o
Temperature dependent errors.
Sources:
ES F
I I o =
0
q
kT
E
o
3 . 2 =
and
The transdiode configuration of a
q
Solution??
e sd ode co gu o o
logarithmic amplifier
Solution??
Use matched transistors to enable
cancellation of the I
0
terms.
25
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
Logarithmic Conversion with an
Inherently Logarithmic Device (contd) y g m ( )
4 3
3
2 1
R R
R
V V V
o E E
+
=
We can write:
|
|
.
|

\
|
=
1
1
1
10
log
o
C
o E
I
I
E V
I
IN
. \ 1
|
|
.
|

\
|
=
2
2
2
10
log
o
C
o E
I
I
E V
Hence:
2 1
0
10
log
I I
E V V
C
o E E
=
V
o
V
IN
I
IN
A temperature compensated log
Hence:
1 2
1 2
0
10
g
I I
C
o E E
I kT R R +
e pe u e co pe s ed og
converter
(with 2 op-amps and 2 logging
transistors)
ref
IN
o
I
I
q
kT
R
R R
V
10
3
4 3
log 3 . 2
+
=
1
2
10
3
4 3
log 3 . 2
R V
R V
q
kT
R
R R
IN

+
=
26
Amitava Chatterjee
Department of Electrical Engg., Jadavpur University, Kolkata, India
transistors)
1 3
R V q R
s
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.
27
A
M
I
T
A
V
A

C
H
A
T
T
E
R
J
E
E

D
E
P
A
R
T
M
E
N
T

O
F

E
L
E
C
T
R
I
C
A
L

E
N
G
I
N
E
E
R
I
N
G
,

J
A
D
A
V
P
U
R

U
N
I
V
E
R
S
I
T
Y
,

K
O
L
K
A
T
A
,

I
N
D
I
A
.