Escolar Documentos
Profissional Documentos
Cultura Documentos
April 2007
FAN7529
Critical Conduction Mode PFC Controller
Features
Low Total Harmonic Distortion (THD) Precise Adjustable Output Over-Voltage Protection Open-Feedback Protection and Disable Function Zero Current Detector 150s Internal Start-up Timer MOSFET Over-Current Protection Under-Voltage Lockout with 3.5V Hysteresis Low Start-up (40A) and Operating Current (1.5mA) Totem Pole Output with High State Clamp +500/-800mA Peak Gate Drive Current 8-Pin DIP or 8-Pin SOP
Description
The FAN7529 is an active power factor correction (PFC) controller for boost PFC applications that operates in critical conduction mode (CRM). It uses the voltage mode PWM that compares an internal ramp signal with the error amplifier output to generate MOSFET turn-off signal. Because the voltage-mode CRM PFC controller does not need rectified AC line voltage information, it saves the power loss of the input voltage sensing network necessary for the current-mode CRM PFC controller. FAN7529 provides many protection functions, such as over-voltage protection, open-feedback protection, overcurrent protection, and under-voltage lockout protection. The FAN7529 can be disabled if the INV pin voltage is lower than 0.45V and the operating current decreases to 65A. Using a new variable on-time control method, THD is lower than the conventional CRM boost PFC ICs.
Applications
Adapter Ballast LCD TV, CRT TV SMPS
Ordering Information
Part Number
FAN7529N FAN7529M FAN7529MX
Pb-Free
Yes Yes Yes
Package
8-DIP 8-SOP 8-SOP
Packing Method
Rail Rail Tape & Reel
Marking Code
FAN7529 FAN7529 FAN7529
www.fairchildsemi.com
FAN7529
INV
VCC
12V
8.5V
Disable Timer
Drive Output
7 OUT
CS
Disable
0.45V 0.35V
1V Offset
1 INV
6 GND
FAN7529 Rev. 00
www.fairchildsemi.com
Pin Assignments
VCC 8 OUT 7 GND 6 ZCD 5
YWW
FAN7529
1 INV 2 COMP 3 MOT 4 CS
FAN7529 Rev. 00
Pin Definitions
Pin #
1 2
Name
INV COMP
Description
This pin is the inverting input of the error amplifier. The output voltage of the boost PFC converter should be resistively divided to 2.5V. This pin is the output of the transconductance error amplifier. Components for output voltage compensation should be connected between this pin and GND. This pin is used to set the slope of the internal ramp. The voltage of this pin is maintained at 2.9V. If a resistor is connected between this pin and GND, current flows out of the pin and the slope of the internal ramp is proportional to this current. This pin is the input of the over-current protection comparator. The MOSFET current is sensed using a sensing resistor and the resulting voltage is applied to this pin. An internal RC filter is included to filter switching noise. This pin is the input of the zero current detection block. If the voltage of this pin goes higher than 1.5V, then goes lower than 1.4V, the MOSFET is turned on. This pin is used for the ground potential of all the pins. For proper operation, the signal ground and the power ground should be separated. This pin is the gate drive output. The peak sourcing and sinking current levels are +500mA and -800mA respectively. For proper operation, the stray inductance in the gate driving path must be minimized. This pin is the IC supply pin. IC current and MOSFET drive current are supplied using this pin.
MOT
CS
5 6
ZCD GND
OUT
VCC
www.fairchildsemi.com
Symbol
VCC IOH, IOL Iclamp Idet VIN TJ TA TSTG VESD_HBM VESD_MM VESD_CDM Supply Voltage
Parameter
Peak Drive Output Current Driver Output Clamping Diodes VO>VCC or VO<-0.3V Detector Clamping Diodes Error Amplifier, MOT, CS Input Voltages Operating Junction Temperature Operating Temperature Range Storage Temperature Range ESD Capability, Human Body Model ESD Capability, Machine Model ESD Capability, Charged Device Model
Value
VZ +500/-800 10 10 -0.3 to 6 150 -40 to 125 -65 to 150 2.0 300 500
Unit
V mA mA mA V C C C kV V V
Thermal Impedance(1)
Symbol
J Note: 1. Regarding the test environment and PCB type, please refer to JESD51-2 and JESD51-10.
Parameter
Thermal Resistance, Junction-to-Ambient 8-DIP 8-SOP
Value
110 150
Unit
C/W C/W
www.fairchildsemi.com
Electrical Characteristics
VCC = 14V and TA = -40C~125C unless otherwise specified.
Symbol
Vth(start) Vth(stop) HY(uvlo) VZ Ist ICC Idcc ICC(dis) Vref1 Vref1 Vref2 Ib(ea) Isource Isink Veao(H) Veao(Z) gm Vmot Ton(max)
Parameter
Start Threshold Voltage Stop Threshold Voltage UVLO Hysteresis Zener Voltage Start-up Supply Current Operating Supply Current Dynamic Operating Supply Current Operating Current at Disable Voltage Feedback Input Threshold1 Line Regulation Temperature Stability of Input Bias Current Output Source Current Output Sink Current Output Upper Clamp Voltage Zero Duty Cycle Output Voltage Transconductance(2) Maximum On-Time Voltage Maximum On-Time Programming Current Sense Input Threshold Voltage Limit Input Bias Current Current Sense Delay to Output(2) Vref1(2)
Condition
VCC increasing VCC decreasing ICC = 20mA VCC = Vth(start) - 0.2V Output no switching 50kHz, Cl=1nF Vinv = 0V TA = 25C VCC = 14V ~ 20V Vinv = 1V ~ 4V Vinv = Vref1 - 0.1V Vinv = Vref1 + 0.1V Vinv = Vref1 - 0.1V
Min.
11 7.5 3.0 20
Typ.
12 8.5 3.5 22 40 1.5 2.5
Max.
13 9.5 4.0 24 70 3.0 4.0 95 2.535 10.0 0.5
Unit
V V V V A mA mA A V mV mV A A A
20 2.465
65 2.500 0.1 20
V V mho V s
CURRENT SENSE SECTION VCS(limit) Ib(cs) td(cs) Note: 2. These parameters, although guaranteed by design, are not tested in production. 0.7 VCS = 0V ~ 1V dV/dt = 1V/100ns, from 0V to 5V -1.0 0.8 -0.1 350 0.9 1.0 500 V A ns
www.fairchildsemi.com
Symbol
Vth(ZCD) HY(ZCD) Vclamp(H) Vclamp(L) Ib(ZCD) Isource(zcd) Isink(zcd) tdead
Parameter
Input Voltage Threshold(3) Detect Hysteresis
(3)
Condition
Min.
1.35 0.05
Typ.
1.50 0.10 6.7 0.65 -0.1
Max.
1.65 0.15 7.4 1.00 1.0 -10 10
Unit
V V V V A mA mA ns
Input High Clamp Voltage Input Low Clamp Voltage Input Bias Current Source Current Capability Sink Current Capability(3)
(3)
6.0 0 -1.0
Maximum Delay from ZCD to Output dV/dt = -1V/100ns, Turn-on(3) from 5V to 0V Output Voltage High Output Voltage Low Rising Falling Time(3) Time(3) IO = -100mA, TA = 25C IO = 200mA, TA = 25C Cl = 1nF Cl = 1nF VCC = 20V, IO = 100A VCC = 5V, IO = 100A
100
200
OUTPUT SECTION VOH VOL tr tf VO(max) VO(UVLO) td(rst) Vovp HY(ovp) Vth(en) HY(en) Note: 3. These parameters, although guaranteed by design, are not tested in production. 9.2 11.0 1.0 50 50 11.5 13.0 12.8 2.5 100 100 14.5 1 50 TA = 25C TA = 25C 2.620 0.120 0.40 0.05 150 2.675 0.175 0.45 0.10 300 2.730 0.230 0.50 0.15 V V ns ns V V s V V V V
Maximum Output Voltage Output Voltage with UVLO Activated Restart Timer Delay OVP Threshold Voltage OVP Hysteresis Enable Threshold Voltage Enable Hysteresis
ENABLE SECTION
www.fairchildsemi.com
Typical Characteristics
13.0
9.5
12.5
9.0
Vth(start) [V]
Vth(stop) [V]
12.0
8.5
11.5
8.0
Temperature [C]
Temperature [C]
4.00
23.0
3.75
22.5
HY(UVLO) [V]
VZ [V]
3.50
22.0
3.25
21.5
Temperature [C]
Temperature [C]
60
2.4
ICC [mA]
45
Ist [A]
1.6
30
0.8
15 0.0 -60 -40 -20 0 20 40 60 80 100 120 140 -60 -40 -20 0 20 40 60 80 100 120 140 Temperature [C]
Temperature [C]
www.fairchildsemi.com
90
72
ICC(dis) [A]
-60 -40 -20 0 20 40 60 80 100 120 140
Idcc [mA]
54
36
Temperature [C]
Temperature [C]
10.0
2.52
7.5
Vref1 [mV]
Vref1 [V]
2.50
5.0
2.48
2.5
0.0 -60 -40 -20 0 20 40 60 80 100 120 140 -60 -40 -20 0 20 40 60 80 100 120 140
Temperature [C]
Temperature [C]
0.50 -9
0.25
Ib(ea) [A]
Isource [A]
-60 -40 -20 0 20 40 60 80 100 120 140
0.00
-12
-0.25
-15
-0.50
Temperature [C]
Temperature [C]
www.fairchildsemi.com
18
6.6
15
6.3
12
Veao(H) [V]
-60 -40 -20 0 20 40 60 80 100 120 140
Isink [A]
6.0
5.7
Temperature [C]
Temperature [C]
1.10
3.00
1.05
2.95
Veao(Z) [V]
1.00
Vmot [V]
-60 -40 -20 0 20 40 60 80 100 120 140
2.90
0.95
2.85
2.80
0.90
20
40
60
80
Temperature [C]
Temperature [C]
0.90 27
0.85
Ton(max) [s]
24
Vcs(limit) [V]
-60 -40 -20 0 20 40 60 80 100 120 140
0.80
21
0.75
Temperature [C]
Temperature [C]
www.fairchildsemi.com
1.0
7.2
0.5
6.8
0.0
Vclamp(H) [V]
-60 -40 -20 0 20 40 60 80 100 120 140
Ib(cs) [A]
6.4
Temperature [C]
Temperature [C]
1.00
1.0
0.75
0.5
Vclamp(L) [V]
0.50
Ib(zcd) [A]
-60 -40 -20 0 20 40 60 80 100 120 140
0.0
0.25
-0.5
0.00
Temperature [C]
Temperature [C]
0.9 14 0.6
VO(max) [V]
VO(uvlo) [V]
-60 -40 -20 0 20 40 60 80 100 120 140
13
12
20
40
60
80
Temperature [C]
Temperature [C]
www.fairchildsemi.com
300 250
2.73
2.70
td(rst) [s]
200
Vovp [V]
2.67
2.64
20
40
60
80
Temperature [C]
Temperature [C]
HY(OVP) [V]
0.18
0.15
Vth(en) [V]
0.450
0.425
Temperature [C]
Temperature [C]
0.150
0.125
HY(en) [V]
0.100
0.075
Temperature [C]
www.fairchildsemi.com
Applications Information
1. Error Amplifier Block
The error amplifier block consists of a transconductance amplifier, output OVP comparator, and disable comparator. For the output voltage control, a transconductance amplifier is used instead of the conventional voltage amplifier. The transconductance amplifier (voltage controlled current source) aids the implementation of OVP and disable function. The output current of the amplifier changes according to the voltage difference of the inverting and non-inverting input of the amplifier. The output voltage of the amplifier is compared with the internal ramp signal to generate the switch turn-off signal. The OVP comparator shuts down the output drive block when the voltage of the INV pin is higher than 2.675V and there is 0.175V hysteresis. The disable comparator disables the operation of the FAN7529 when the voltage of the inverting input is lower than 0.45V and there is 100mV hysteresis. An external small signal MOSFET can be used to disable the IC, as shown in Figure 33. The IC operating current decreases below 65A to reduce power consumption if the IC is disabled. below 1.4V. If the voltage goes below 1.4V, the zero current detector turns on the MOSFET. The ZCD pin is protected internally by two clamps, 6.7V-high clamp and 0.65V-low clamp. The 150s timer generates a MOSFET turn-on signal if the drive output has been low for more than 150s from the falling edge of the drive output.
150s Timer S Q R
Turn-on Signal
FAN7529 Rev. 00
2.675V OVP
2.5V
Disable
0.45V
0.35V Vout
INV 1
2 COMP
FAN7529 Rev. 00
www.fairchildsemi.com
OCP Signal
www.fairchildsemi.com
Output Power
100W
Input Voltage
Universal input (85~265VAC)
Output Voltage
400V
Features
High efficiency (>90% at 85VAC input) Low Total Harmonic Distortion (THD) (<10% at 265VAC input, 25W load)
1. Schematic
T1 VAUX BD C5 R3 R4 C10 NTC ZD1 D1 C3 C2 LF1 R2 C1 FAN7529 R11 C4
8 VCC 7 6 5 ZCD
PFC OUTPUT D2
R5 D3 Q1 C11 R6 C9 R10
OUT GND
R9
CS 4
V1 F1 C6
R8 C8
R7 C7 R1
AC INPUT
FAN7529 Rev. 00
www.fairchildsemi.com
4 NVcc
2 3 Np 5
FAN7529 Rev. 00
3. Winding Specification No
Np NVcc
Pin (sf)
53 24
Wire
0.1 30
Turns
58 8
Winding Method
Solenoid Winding Solenoid Winding
Insulation: Polyester Tape t = 0.050mm, 4 Layers 0.2 1 Outer Insulation: Polyester Tape t = 0.050mm, 4 Layers Air Gap: 0.6mm for each leg
Specification
600H 10%
Remarks
100kHz, 1V
www.fairchildsemi.com
Value
Fuse 3A/250V NTC 10D-9 Resistor 56k 820k 330k 150 20k 10 0.2 10k 10k 2M 12.6k Capacitor
Note
Part
T1
Value
Inductor 600H MOSFET
Note
EI3026
Q1 1/4W 1/4W 1/2W 1/2W 1/4W 1/4W 1/2W 1/4W 1/4W 1/4W 1/4W BD D1 D2 D3 ZD1
Fairchild
Bridge Diode KBL06 Line Filter LF1 40mH IC IC1 FAN7529 TNR Fairchild Wire 0.4mm 600V/4A
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11
150nF/275VAC 470nF/275VAC 2.2nF/3kV 2.2nF/3kV 47F/25V 47nF/50V 220nF/50V 100F/450V 12nF/100V 56pF/50V
Box Capacitor Box Capacitor Ceramic Capacitor Ceramic Capacitor Electrolytic Capacitor Ceramic Capacitor Multilayer Ceramic Capacitor Electrolytic Capacitor Film Capacitor Ceramic Capacitor V1 471 470V
www.fairchildsemi.com
7. Layout
Power Ground
Signal Ground
85VAC
0.998 5.1% 90.9% 0.999 4.1% 91.6% 0.998 4.4% 91.3% 0.995 7.9% 86.4%
115VAC
0.998 3.6% 93.7% 0.998 3.6% 93.3% 0.997 5.0% 91.9% 0.991 8.6% 87.1%
230VAC
0.991 5.2% 95.6% 0.986 5.0% 94.6% 0.974 5.7% 92.7% 0.923 8.3% 87.3%
265VAC
0.984 6.2% 96% 0.975 5.7% 95.3% 0.956 6.2% 93.4% 0.876 8.7% 88.1%
www.fairchildsemi.com
Mechanical Dimensions
8-DIP
Dimensions are in millimeters (inches) unless otherwise noted. .
#1
#8
9.20 0.20 0.362 0.008 9.60 MAX 0.378
#4
#5
2.54 0.100
7.62 0.300
0.25 0.05
0~15
+0.10
0.010 0.002
September 1999, Rev B 8dip_dim.pdf
Figure 40. 8-Lead Dual In-Line Package (DIP)
+0.004
0.018 0.004
www.fairchildsemi.com
0.46 0.10
0.79 ) 0.031
0.1~0.25 0.004~0.001
#1
#8
(
#4 #5 6.00 0.30 0.236 0.012 1.80 MAX 0.071 3.95 0.20 0.156 0.008 5.72 0.225 0.50 0.20 0.020 0.008
September 2001, Rev B1 sop8_dim.pdf
0.56 ) 0.022
Figure 41. 8-Lead Small Outline Package (SOP)
2006 Fairchild Semiconductor Corporation FAN7529 Rev. 1.0.2 19
0~ 8
MAX0.10 MAX0.004
1.27 0.050
www.fairchildsemi.com
TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACEx Across the board. Around the world. ActiveArray Bottomless Build it Now CoolFET CROSSVOLT CTL Current Transfer Logic DOME 2 E CMOS EcoSPARK EnSigna FACT Quiet Series FACT FAST FASTr FPS FRFET GlobalOptoisolator GTO HiSeC
i-Lo ImpliedDisconnect IntelliMAX ISOPLANAR MICROCOUPLER MicroPak MICROWIRE Motion-SPM MSX MSXPro OCX OCXPro OPTOLOGIC OPTOPLANAR PACMAN PDP-SPM POP Power220 Power247 PowerEdge PowerSaver
Power-SPM PowerTrench Programmable Active Droop QFET QS QT Optoelectronics Quiet Series RapidConfigure RapidConnect ScalarPump SMART START SPM STEALTH SuperFET SuperSOT -3 SuperSOT -6 SuperSOT -8 SyncFET TCM The Power Franchise
TinyBoost TinyBuck TinyLogic TINYOPTO TinyPower TinyWire TruTranslation SerDes UHC UniFET VCX Wire
DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILDS WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. LIFE SUPPORT POLICY FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Preliminary Product Status Formative or In Design First Production Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.
Rev. I26
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
No Identification Needed
Full Production
Obsolete
Not In Production
www.fairchildsemi.com