Você está na página 1de 41

10/23/2003 ME6405 - DAC Lecture 1

Sunij Chacko
Pierre Emmanuel Deliou
Thomas Holst
10/23/2003 ME6405 - DAC Lecture 2
Overview
What is a DAC?
General Characteristics of DACs
Types of DACs
Binary Weighted Resistor
R/2R Ladder
Common Errors in DACs
Applications
10/23/2003 ME6405 - DAC Lecture 3
Digital to Analog Converter
What is a digital to analog converter
(DAC)?
Converts digital input signal to an analog
output signal
0
1
0
1
0
0
1
1
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
1
DAC
10/23/2003 ME6405 - DAC Lecture 4
Digital to Analog Converter
1011 1001 1010 0111 1000 0110 0101 0100 0011 0010 0001 0000
Digital Input Signal
A
n
a
l
o
g

O
u
t
p
u
t

S
i
g
n
a
l

10/23/2003 ME6405 - DAC Lecture 5
What a DAC Looks Like:
10/23/2003 ME6405 - DAC Lecture 6
General DAC Characteristics
Resolution
Linearity
Speed
Settling Time
Reference Voltages
10/23/2003 ME6405 - DAC Lecture 7
Resolution
The variation of the output voltage
corresponding to the variation of the least
significant binary bit (LSB)
Inversely proportional to the number of bits
Commonly 12-bit because of tradeoff
between cost and resolution


N
LSB
V
V
2
Resolution
Ref
= =
10/23/2003 ME6405 - DAC Lecture 8
Linearity
Consistency of step sizes

10/23/2003 ME6405 - DAC Lecture 9
Speed
Rate of conversion of a single digital
signal to its analog equivalent
Depends on:
Clock speed of input signal
Settling time of DAC
10/23/2003 ME6405 - DAC Lecture 10
Settling Time
t
settling

LSB
+
-
10/23/2003 ME6405 - DAC Lecture 11
Reference Voltages
Non multiplier DAC: V
ref
is fixedgiven
by the Manufacturer
Multiplier DAC: V
ref
can be variable
Multiplies digital word by analog V
ref
input
10/23/2003 ME6405 - DAC Lecture 12
Full Scale Voltage
Full scale voltage is determined using the
reference voltage

|
|
.
|

\
|

=
n
n
ref fs
V V
2
1 2
10/23/2003 ME6405 - DAC Lecture 13
Types of DAC
2. Two types of DAC
Binary Weighted Resistor DAC
R-2R Ladder DAC
10/23/2003 ME6405 - DAC Lecture 14
Binary Weighted Resistor DAC
R/2
n
R DAC
Variation on the
inverting summer
op-amp circuit
10/23/2003 ME6405 - DAC Lecture 15
Binary Weighted Resistor DAC
Analysis
Recall inverting summer Op-Amp:

Set the input resistor values at
multiple powers of two.

Using KCL and Op-Amp properties
V
(-)
= V
(+)
= 0 V
|
.
|

\
|
+ + =
R
V
R
V
R
V
R V
out
4 2
3 2 1
Inverting summer Op-Amp
Starting from V1 and going through V3, this would give each input
voltage exactly half the effect on the output as the voltage before it.
10/23/2003 ME6405 - DAC Lecture 16
Binary Weighted Resistor DAC
Analysis
Binary inputs; so that each
input is either 0 volts or
full supply voltage, the output
voltage will be an analog
representation of the binary
value of these bits.
A reference voltage defines the full scale of the converter
10/23/2003 ME6405 - DAC Lecture 17
Binary Weighted Resistor DAC
The output will be:
)
2
...
2
(
1
0 2 1
R
b
R
b
R
b
R Vref Vs
n
n n


+ + + =
) 2 ... 2 2 (
2
_
0 1 2
2
1
1
1
b b b b
Vref
Vs
n
n
n
n
n
+ + + + =

10/23/2003 ME6405 - DAC Lecture 18


Binary Weighted Resistor DAC
Example:
) 2 4 8 (
8
_
0 1 2 3
b b b b
Vref
V
out
+ + + =
4 = n
Vref
Vref
V
out
8
3
)) 1 ( 1 ) 1 ( 2 ) 0 ( 4 ) 0 ( 8 (
8
_
= + + + =
) 2 ... 2 2 (
2
_
0 1 2
2
1
1
1
b b b b
Vref
Vs V
n
n
n
n
n
out
+ + + + = =

ref ref fs
V V V 9375 . 0
2
1 2
4
4
=
|
|
.
|

\
|
=
Full scale voltage:
10/23/2003 ME6405 - DAC Lecture 19
Binary Weighted Resistor DAC
Advantage
Easy principle (low bit DACs)

Disadvantages
Requirement of several
different precise input resistor
values: one unique value per
binary input bit. (High bit
DACs)
Larger resistors ~ more error.
Precise large resistors
expensive.
High number of bits lead to
current changes in the
magnitude of noise
amplitudes.

10/23/2003 ME6405 - DAC Lecture 20
R-2R Ladder DAC
Network of R and 2R
resistances
Most commonly used

10/23/2003 ME6405 - DAC Lecture 21
R-2R Ladder DAC Analysis
Weighting factors using Thevenin Analysis
Summing Op-Amp Properties
10/23/2003 ME6405 - DAC Lecture 22
R-2R Ladder DAC Analysis
Thevenin Analysis:
10/23/2003 ME6405 - DAC Lecture 23
R-2R Ladder DAC Analysis
Thevenin Analysis Example:
10/23/2003 ME6405 - DAC Lecture 24
R-2R Ladder DAC Analysis
10/23/2003 ME6405 - DAC Lecture 25
R-2R Ladder DAC Analysis
The output will be:
)
16 8 4 2
(
0 1 2 3
D D D D
V
R
R
Vo
ref
f
+ + + =
10/23/2003 ME6405 - DAC Lecture 26
R-2R Ladder DAC
Only two resistor values- R and 2R
Does not need the kind of precision as
Binary weighted DACs
Easy to manufacture
More popular
Less errors



10/23/2003 ME6405 - DAC Lecture 27
Common DAC Errors
3. DAC Errors
Gain Error
Offset Error
Non-Linearities
Monotony
10/23/2003 ME6405 - DAC Lecture 28
Gain Error
Distance between
the theoretical value
and the real value
measured on the last
transition of the
converter and
expressed in LSB.
Assumes the
adjustment of the
zero is completed.
10/23/2003 ME6405 - DAC Lecture 29
Offset Error
Distance between
the theoretical value
and the real value
measured on the
first transition of the
converter and
expressed in LSB
10/23/2003 ME6405 - DAC Lecture 30
Linearity
The linearity error of is due to the fact
that the resolution of the converter is not
constant
Two types:
Integral non linearity
Differential non linearity
10/23/2003 ME6405 - DAC Lecture 31
Integral non-linearity
It is the maximum
difference noticed
on all the range of
conversion
between the
theoretical values
and the real values
10/23/2003 ME6405 - DAC Lecture 32
Differential non linearity
It is the difference of
tension obtained
during the passage
in the next digital
code.
Should be 1 LSB in theory.
10/23/2003 ME6405 - DAC Lecture 33
Monotony
Inflection in the
transfer function

For one Output
value, two binary
input are
possible.
10/23/2003 ME6405 - DAC Lecture 34
Overall Precision
Its the sum of all previous errors.
Its given in a percentage of the full scale.
10/23/2003 ME6405 - DAC Lecture 35
Applications
Conventional use
Programmable gain OpAmps
Programmable Filters
Multiplier

10/23/2003 ME6405 - DAC Lecture 36
Conventional use
Used at the end of a digital processing
chain when an analog signal is required.
It will be followed by a filter in order to
abolish the steps inherent to the
digitalization.
10/23/2003 ME6405 - DAC Lecture 37
Programmable gain OpAmps
Voltage controlled Amplifier
(digital input, Vref as control)

Digitally operated attenuators
(Vref as input, digital control)
10/23/2003 ME6405 - DAC Lecture 38
Programmable Filters
Integrate DACs in filters
Variable cutoff frequency commended by
a digital signal
10/23/2003 ME6405 - DAC Lecture 39
References
http://www.allaboutcircuits.com
http://www.dwelle.de/rtc/infotheque/digital_signal/conversion.pdf
http://hyperphysics.phy-astr.gsu.edu
http://www.fujitsu.com





10/23/2003 ME6405 - DAC Lecture 40
Acknowledgements
Dr. I. Charles Ume
Teaching Assistants
Students from previous years.
10/23/2003 ME6405 - DAC Lecture 41
Questions?
Questions?
Questions?
Questions?

Você também pode gostar