Você está na página 1de 46

Analog CMOS Design

Etienne SICARD
etienne.sicard@insa-toulouse.fr
www.etienne-sicard.fr
INSA Toulouse, FRANCE
April 16-17, 2009
1
Outlines
AGENDA
First day : 9h - 12h: Mos Implementation - Inverter

Second Day: 14h - 17h: Basic Cell Design

Second day: 9h - 12h: Mini-project 1/2

Second Day: 14h - 16h: Mini-project 2/2 – Mini presentation

OBJECTIVES
At the end of the course, the auditor will be able to design and simulate
basic analog cells and understand the link between design parameters and
electrical performances.

PRE REQUISITES
Basic knowledge in CMOS technology, electrical circuits and MOS models.
2
Microwind

• All notions may be illustrated with Microwind


Microwind is a friendly and free PC
tool for designing and simulating
microelectronic circuits at layout
level.

http://www.microwind.org
Version used in 2009: version 3.5 “beta”
Temporary installation permitted
Copying or diffusion prohibited
Lite version free for download at www.microwind.net

11/04/21 3
Getting Started

• http://www.etienne-sicard.fr/cours/cmos
• Logiciel de conception de circuits micro-électronique
• Unzip in “My Documents/Temp”
• Open “/system”, double click “Microwind35.exe”
• Documentation : click “Livre CMOS de base” ch2 – pp21

11/04/21 4
Microwind Main Screen

11/04/21 5
Most important icons

11/04/21 6
1. MOS Implementation

11/04/21 7
Problem 1

• Draw a n-channel MOS


• See the MOS in 2D
• Measure Ion, Ioff
• Simulate the switch (ch2 – pp 21)
• Summarize the n-channel behavior

11/04/21 8
Draw a n-channel MOS

11/04/21 9
2D section of a n-channel MOS

11/04/21 10
Tensile Strain

Polysilicon
gate
Horizontal
Gate strain created
oxide by the silicon
nitride capping
layer

Drain Drain
Source (Si) Source (Si)
(Si) (Si)

11/04/21 11
Ion, Ioff

11/04/21 12
Ion, Ioff

11/04/21 13
Transient Simulation

11/04/21 14
Transient Simulation

11/04/21 15
N-channel MOS summary

11/04/21 16
Draw a p-channel MOS

11/04/21 17
2D section of a p-channel MOS

11/04/21 18
Compressive Strain
Gate

Horizontal
Gate pressure
oxide created by the
uniaxial SiGe
strain

Si Si SiGe SiGe

11/04/21 19
Ion, Ioff

11/04/21 20
Ion, Ioff

11/04/21 21
Transient Simulation

11/04/21 22
P-channel MOS Summary

11/04/21 23
Problem 2

• Design a Transmission Gate


• Draw a n-channel + p-channel MOS
• Add “Enable control”
• Simulate the analog switch
• Determine the cut-off frequency

11/04/21 24
Interconnect n-diff and p-diff

11/04/21 25
Transmission Gate

11/04/21 26
Problem 3 – correct design

11/04/21 27
Problem 3 – correct design

11/04/21 28
Problem 4

• Design a MOS device


suitable for Bluetooth output
stage
• What ????

11/04/21 29
2. Inverter
Problem 5

• Draw an Inverter (ch4 – pp 3)


– Tune the design for symmetrical V/V curve
– Delay performances when connected to 1,2, 3
inverters (fanout)
• Draw 3 inverters (ch4 – pp 35)
– Try to have the fastest free oscillator

11/04/21 31
V/V Static Curve

11/04/21 32
Delay vs. Fanout

Delay

Fanout
0 1 2 3

11/04/21 33
3. Basic analog cells

11/04/21 34
Problem 6 – What is this ?

11/04/21 35
Problem 7 – Draw a 10 K  resistor

11/04/21 36
Problem 8 – Generate a 0.6 V reference, 1µA max

• Use two diode-


connected MOS
• Verify DC
consumption by
– “Voltages and
Currents”
– I in log

11/04/21 37
Problem 9 – From 1µA, generate 100µA

• Use the current Vout


mirror principle
• I(M2) = I(M1) if size
identical
• For which Vout
range do we have
100µA +/- 10% ?

11/04/21 38
Problem 10 – Amplify with a gain of 10

11/04/21 39
Problem 10 – Amplify with a gain of 10

Vout

Vin

11/04/21 40
Problem 11 – OpAmp to compare two analog values

11/04/21 41
4. Mini-Projects

11/04/21 42
Analog - Digital Converters
5V
Vin
5V

Amplifer used as comparator


3.75V
Poly resistor - C2 4.375V
A1
+
2.5V
- C1 3.75V
Coding Logic
+
1.25V 3.125V
A0
- C0
+
0V 2.5V
Vout
1.875V

• 3-bit ? 1.25V

• R/2R ? 0.625V
 
• C/2C ? 0V

• Other type? A2
0
nA2

A1 nA1
A0 nA0
0 1
11/04/21 43
Static Memory

• 4x4?
• 8x8?
• Emulate 256 x 256 ?
• Split in 3 sub-projects?

11/04/21 44
Other ideas

• Amplifier with programmable gain


• Rail-to-rail amplifier
• 1.9 GHz amplifier 1 Watt
• 2.45 GHz amplifier with sub-sampling to 100 MHz
• Phase Lock Loop
– Frequency multiplier
– FM receiver

11/04/21 45
Thank you for your attention

Você também pode gostar