Escolar Documentos
Profissional Documentos
Cultura Documentos
SCAN-PATH TECHNIQUE
TECHNIQUE
THE
FOR TESTABLE
TESTABLE SEQUENTIAL
SEQUENTIAL
FOR
CIRCUIT DESIGN
DESIGN
CIRCUIT
Presented by,
Presented by,
Lavanyashree B. J
Lavanyashree B. J
LVS07
LVS07
VLSI Design & Embedded Systems
VLSI Design & Embedded Systems
INDEX
Combinational and sequential circuits
Scan path technique
Modified sequential circuit
Raceless D-type flip flop
Configuration of logic card
Advantages and Disadvantages
LVS07,VLSI &EMBEDDED SYSTEMS
Continued..
Continued..
When
C=0 Normal mode
C=1 Shift Register
Uses double throw switch
A
B
Continued..
Continued..
Scan-out
Normal operation:
C2=1 & C1=0
So data is latched to D1
When C1=1
Output of L1 is latched into L2
Scan in operation:
C2=0
Test input is applied at D2.
When C2=1
Output of L1 is latched into L2
Continued..
Scan-out
Scan-in
Disadvantages:
Large test data volume and long test time
Requires extra pins or gates for transformation
10
THANK YOU..
LVS07,VLSI &EMBEDDED SYSTEMS
11