Escolar Documentos
Profissional Documentos
Cultura Documentos
Mobile Phone
ARMS Micro Controller
11/14/2017 8:57:50 AM 1
Mobile phone SoC (System-on-Chip)
Hardware units
Microcontroller or ASIP (Application Specific
Instruction Set Processor) to process encoding and
11/14/2017 8:57:50 AM 3
Mobile Phone Embedded Software
components development tools
Mobile phone software development
tools are as follows:
RTOS Windows Mobile, Palm OS, or
Symbian, BREW
Java 2 Micro Edition (J2ME) along with
KVM as a Java Virtual Machine
(Java Wireless toolkit with JDK (Java
Development kit)
11/14/2017 8:57:50 AM 4
Software components
11/14/2017 8:57:50 AM 6
Set of Robots
Diagrammatic representation
11/14/2017 8:57:50 AM 7
Master Robot Functions
11/14/2017 8:57:50 AM 9
Slave Robot Functions
11/14/2017 8:57:50 AM 10
Slave Robot Functions
11/14/2017 8:57:50 AM 11
Slave Robot Functions
11/14/2017 8:57:50 AM 12
Robot Hardware units
1. Microcontroller or ASIP
2. Music file processor
3. RAM for storing temporary variables and
stack
4. ROM for application codes and RTOS codes
for scheduling the robot actions and tasks
5. Timer, Flash memory for storing user
preferences and music files.
6. IrDA controller (Section 3.10.3)
7. Direct Memory Access controller
8. Power supply source or battery
11/14/2017 8:57:50 AM 13
End of case
11/14/2017 8:57:50 AM 14
VANCED PROCESSOR ARCHITECTURES
AND MEMORY ORGANISATION
ARM
A Mobile phone system popular
architecture processors
11/14/2017 8:57:50 AM 15
ARM Features
1. ARM has 32-bit architecture but
supports 16 bit or 8 bit data types also.
2. ARM is programmable as little endian
or big endian data alignment in
memory.
3. ARM provides the advantage of using a
CISC in terms of functionality, along
with the advantage of an RISC in terms
of faster program implementation as
well as reduced code lengths.
11/14/2017 8:57:50 AM 16
ARM Features
ARM7, ARM9 and ARM 11 microprocessors
11/14/2017 8:57:50 AM 17
In-built compilation unit
Compiles the CISC instructions into RISC
formats, which are then implemented by
the RISC core of the processor.
11/14/2017 8:57:50 AM 19
Thumb and 32-bit ARM modes
Switch from one mode to another
No overheads (in terms of time and memory)
in moving between Thumb and the
normal ARM state of the codes. Two
states are compatible on a normal
basis.
Gives code designer complete control
over performance and code-size
optimisation
11/14/2017 8:57:50 AM 20
ARM7 versions
ARM7TDMI (Integer Core)
ARM7TDMI-S, (Synthesisable version of ARM7TDMI)
ARM7EJ-S (Synthesisable core with DSP and Jazelle
technology)
ARM720T (cached processor macrocell ,
8K Cached Core with Memory Management
Unit(MMU) supporting operating systems1
including Windows CE, Palm OS, Symbian OS
and Linux)
130 MIPS using Dhrystone 2.1 benchmark in
typical 0.13m process
11/14/2017 8:57:50 AM 21
ARM9 versions
ARM920T (Dual 16k caches with MMU
support multiple OSs.
ARM922T (Dual 8k caches for applications
support multiple OSs1.
ARM940T (Dual 4k caches for embedded
control applications running a RTOS) 32-bit
RISC processor core Super scaling 5-stage
integer pipeline. 8-entry write buffers to
avoid blocking the processor on external
memory writes
Achieves 1.1 MIPS/MHz, 300 MIPS
(Dhrystone2.1) in a typical 0.13m process
11/14/2017 8:57:50 AM 22
ARM11 versions
Families with ARMv6 instruction set
architecture that includes the Thumb
extensions for code density, Jazelle
technology for Java acceleration, ARM DSP
extensions, and SIMD media processing
extensions. MMU) supporting operating
systems1 and palm OS
32-bit RISC processor core with 8-stage integer
pipeline, static and dynamic branch prediction,
and separate load-store and arithmetic
pipelines to maximize instruction throughput
Targets a performance range of Dhrystone
MIPS
11/14/2017 400 to 1200
8:57:50 AM 23
Memory Architecture
11/14/2017 8:57:50 AM 24
Faster implementation and Reduced code
lengths
Due to the instant availability of the register
word to the execution-unit.
Reduced code lengths Most instructions
use registers as operands.
Few bits in the instruction specify a register
as operand. 8, 16 or 32 bits specify a
memory address as operand and the
displacement bits in the instruction.
11/14/2017 8:57:50 AM 25
ARM registers
R0 to R15.
R15 also function as program
counter.
R14 function as link register.
R13 may be used as stack pointer
CPSR (current program status register)
SPSR (saved program status register).
11/14/2017 8:57:50 AM 26
ARM Architecture
11/14/2017 8:57:50 AM
ARM Processor
End of Unit
11/14/2017 8:57:50 AM
AVANCED PROCESSOR ARCHITECTURES
AND MEMORY ORGANISATION
11/14/2017 8:57:50 AM
TigerSHARC
Highest performance density family of
processors from Analog Devices
Precision high-performance integrated
circuits used in analog and digital signal
processing applications
designed for multiprocessing
applications and for peak performance
greater than BFLOPS (billion floating-point
operations per second)
11/14/2017 8:57:50 AM
Example
A DSP-TS203SABP-050 processor
processes using 250 MHz clock and on
chip memory of 6 M bits and operates at
1.2V/3.3 V
Low voltage design helps in processing
with little power dissipation.
Analog Devices claims the highest
performance per Watt.
11/14/2017 8:57:50 AM
Tiger SHARC
MultipleTiger SHARCs can connect by
serial communication at 1 GB ps.
A TigerSHARC version has 24 M bits ON-
chip memory.
Two ALUs and twos set of address and
data buses for data memory
On set of address and data buses for
program memory
TigerSHARC is available as IP core also
so that new applications and
enhancements can be developed.
11/14/2017 8:57:50 AM
Tiger SHARC
11/14/2017 8:57:50 AM