Escolar Documentos
Profissional Documentos
Cultura Documentos
1
Presented by :
SHRUTI SAMANTA (24000310022)
RATUL GHOSH (24000310029)
SOUMYABRATA DE (24000310030)
TANUSHREE KOLEY (24000310048)
2
Down scaling
3
Short channel effects
DIBL
Threshold voltage roll off
Impact ionization
Mobility degradation
4
DIBL(Drain induced barrier lowering)
5
Technique used to suppress SCEs
• Gate engineering
• Doping technique
• Channel engineering
• Drain source engineering
6
Gate engineering technique
7
Software tools used
8
TM-DG structure
9
Value for the model parameter
L= Gate length=60 nm
D= Silicon thickness=25 nm
tox= oxide thickness=2 nm
Na=Acceptor Impurity Concentration =1014 /cm3
Nd = Donor Impurity Concentration =1020 /cm3
10
11
d2 Ψs Ψs qNₐ (Vgb − Vfb )
Model for − = −
double gate dx² λ² Ԑѕi λ²
structure
D = Silicon thickness
Na = Channel doping density
Ψs = Surface Potential
Vgb = Gate to bulk voltage
Vfb = Flat band voltage
β = The gate and the source/drain forms a capacitor
between two plates at an angle
Єox = Permittivity of silicon
Єsi =Permittivity of Sio2
12
Surface potential profile with the channel
length for different gate voltages
13
From model From TCAD
15
From model From TCAD
17
From model From TCAD
19
FUTURE WORK
Proper model approach which include the
fringing field effect
Analysis the quantum effect
Proper model approach for frequency
analysis
TM-DG structure used as a solid state
device circuit
Harmonic distortion analysis
20
REFERENCE
International Technology Roadmap for Semiconductors,
2007.[Online]. Available: http://public.itrs.net
W. Long and K. K. Chin, “Dual material gate field effect transistor
(DMGFET),” in IEDM Tech. Dig., 1997, pp. 549–552.
S. Tiwari, J. J.Welser, A. Kumar, and S. Cohen, “Straddle-gate
transistors: High Ion/Ioff transistors at short gate lengths,” in Proc.
DRC Dig., 1999, pp. 26–27.
Y. S. Pang and J. R. Brews, "Analytical sub threshold surface
potential model for pocket n-MOSFETs," IEEE Trans. Electron
Devices, vol. 49, no. 12, pp. 2209-2216, Dec. 2002.
S.Kolberg T. A.Fjeldly, “2D Modeling of nanoscale
DGSOIMOSFETs in and near the sub threshold regime”, J.
Comput.Electron, vol. 5,pp. 217-222, 2006.
21
REFERENCE
S.Baishya, A.Mallik and C.K.Sarkar,“A sub threshold surface
potential model for short-channel MOSFET taking into account the
varying depth of channel depletion layer due to source and drain
junctions”, IEEE Trans. Electron Devices, vol. 53,pp. 507-514, Mar.
2006.
Y. Tsividis, Operation and Modeling of the MOS Transistor,
2nded.New York: McGraw-Hill, 1999.
B. Yu, C. H. Wann, E. D. Nowak, K. Noda, and C. Hu, "Short
channel effect improved by lateral channel-engineering in deep sub
micrometer MOSFETs," IEEE Trans. Electron Devices, vol. 44,pp.
627-634, Apr. 1997.[15] Y. Tsividis, Operation and Modeling of the
MOS Transistor, 2nded.New York: McGraw-Hill, 1999
SILVACO International 2000, ATLAS: 2-D Device Simulation
Software.
22
23