- DocumentoVLSI System Designenviado poreleenaamohapatra
- DocumentoFinal1enviado poreleenaamohapatra
- Documentoch0.pdfenviado poreleenaamohapatra
- DocumentoSyllabus_EE6352_Fall08enviado poreleenaamohapatra
- DocumentoLecture1cenviado poreleenaamohapatra
- DocumentoImpact of Processenviado poreleenaamohapatra
- DocumentoSuper Haloenviado poreleenaamohapatra
- Documento2006_Investigation_of_TiN GATE ELECTRODE_WITH_TUNABLE_WORKFUNCTION_AND_ITS_APPLICATION_FOR_FinFET_Fabrication.pdfenviado poreleenaamohapatra
- Documento2003_fLOURINE_ASSISRTED_SUPER_HALO_FOR_SUB_50NM_TRANSISTORS.pdfenviado poreleenaamohapatra
- DocumentoExtremly Scaledenviado poreleenaamohapatra
- DocumentoGateenviado poreleenaamohapatra
- Documento2003_Sensitivity of Double Gate and FinFET_Devices to _Process _Variations.pdfenviado poreleenaamohapatra
- DocumentoEffect on Impactenviado poreleenaamohapatra
- DocumentoForm Model for Potential Barrier in Undoped FinFETS Resulting inenviado poreleenaamohapatra
- Documento2004 High Performance P-type Independent Gate FinFETsenviado poreleenaamohapatra
- Documento2003_improved_independent_gate_n-type_Finfet_fabrication_and_charcterization.pdfenviado poreleenaamohapatra
- Documento2004_High performance_p-type_independent_Gate_FinFETs.pdfenviado poreleenaamohapatra
- Documento2005 Full Partial Depletion Effects in FinFETS(EXPERIMENTAL)enviado poreleenaamohapatra
- Documento2005 Analysis of the Parasitic Source Drain Resistance in Multigate-gate FETsenviado poreleenaamohapatra
- Documento2005 an Air Spacer Technology for Improving Short Channel Immunity of MOSFETs With Raised Source Drain and High-k Dielectricenviado poreleenaamohapatra
- Documento2004_Turning Silicon on Its Edgeenviado poreleenaamohapatra
- Documento2004_Turning Silicon on its Edge.pdfenviado poreleenaamohapatra
- Documento2002 Electrical Charcteristics of FinFET With Vertically Nonuniform Source Drain Doping Profileenviado poreleenaamohapatra
- Documento2002_Electrical_charcteristics_of_FinFET_with_vertically_nonuniform_source_drain_doping_profile.pdfenviado poreleenaamohapatra
- Documento2004 High Performance P-type Independent Gate FinFETsenviado poreleenaamohapatra
- Documento2004 a Highly Threshold Voltage Controllable 4t FinFET With an 8.5nm Thick Si-Fin Channelenviado poreleenaamohapatra
- Documento2003_Sensitivity of Double Gate and FinFET_Devices to _Process _Variationsenviado poreleenaamohapatra
- Documento2003 Extension and Source Drain Design for High Performance FinFET Devicesenviado poreleenaamohapatra
- Documento2003_Extension_and_source_drain_design_for_high_performance_FinFET_Devices.pdfenviado poreleenaamohapatra
- Documento2003 Improved Independent Gate N-type Finfet Fabrication and Charcterizationenviado poreleenaamohapatra
- DocumentoChenming-Hu_ch1.pdfenviado poreleenaamohapatra
- DocumentoSilvaco Manual_1 (1)enviado poreleenaamohapatra
- DocumentoSilvaco manual_1 (1).pdfenviado poreleenaamohapatra
- DocumentoCh22-Guass.Quadrature (1)enviado poreleenaamohapatra
- DocumentoAbstractenviado poreleenaamohapatra
- DocumentoChenming-Hu-ch7-slides.pptenviado poreleenaamohapatra
- DocumentoChenming Hu Ch6 Slidesenviado poreleenaamohapatra