0% acharam este documento útil
Carregando
Escolar Documentos
Profissional Documentos
Cultura Documentos
Documento
Mapping DSP Algorithms Into FPGA: October 2006
Adicionado por Jan Spock
Documento
Implementation of IEEE 754 Compliant Single Precision Floating-Point Adder Unit Supporting Denormal Inputs On Xilinx FPGA
Adicionado por Jan Spock
Documento
High Speed and Area Efficient Single Precision Floating Point Arithmetic Unit
Adicionado por Jan Spock
Documento
Area Efficient Floating-Point Adder and Multiplier With IEEE-754 Compatible Semantics
Adicionado por Jan Spock