ECE-E434

Digital Electronics

Lecture #2: CMOS Logic-Gate Circuits

Instructor: Pouya Dianat
Sep 28 2017
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

Important Announcements
•  Midterm Exam:
•  Date: Tuesday, Oct 24 2017 – During the lecture hours
•  Contents: Chapters 5 (as covered in the lecture) and 14 of
Sedra-Smith 7th ediRon
•  HW set #1:
•  Due date: Friday, October 6 2017 and during the lab
sessions. No extension or excepRon.
•  Deliver to your TA, Leo Filippini, prior to the end of the lab
session
•  Problems will be posted by the end of today.

9/28/17 2
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

MOS as a Switch
•  MOS transistors are Voltage Controlled Current Sources
•  For logic operaRons, a binary unit is required with:
•  A “high” or 1 à Current flows
•  A “low” or 0 à Current blocked

9/28/17 3
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

MOS as a Switch
•  For an NMOS:
•  VG=VDD à Small rDS à A “high” or logic 1
•  VG=0 à open circuit à A “low” or logic 1
•  For a PMOS:
•  Everything is reversed.

9/28/17 4
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

A CMOS Inverter: Fundamental Block

9/28/17 5
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

CMOS Logic Circuit: Extension of the Inverter

•  PUN comprised of PMOS
•  Conducts when inputs
(A,B,C) are “low”
•  Blocks when inputs are PMOS
“high”
•  PUN comprised of PMOS
•  Conducts when inputs
(A,B,C) are “high”
•  Blocks when inputs are
“low”
NMOS

9/28/17 6
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

Basic CMOS Logic OperaRons

9/28/17 7
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

A quick note to make life easier

9/28/17 8
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

A two input CMOS NOR Gate

9/28/17 9
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

A two input CMOS NAND Gate

9/28/17 10
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

A Complex Gate Circuit: PDN

9/28/17 11
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

A Complex Gate Circuit: PUN

9/28/17 12
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

PUN + PDN = CMOS Logic

•  PUN and PDN are dual. What does it mean?

9/28/17 13
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

An even more complex circuit: XOR

•  QuesRon: How about the duality approach?

9/28/17 14
 ECE-E434
Digital Electronics
CMOS Logic Circuits – Ch. 14

Summary

9/28/17 15